I am going to try to interface a low-speed 8-bit DDR2 chip with an FPGA, and I've got some questions crucial to make it work:
Is that correct that there is on-die termination on both DDR2 memory and controllers (an Altera Cyclone 3 FPGA in my case), so no additional termination resistors are required?