Tell me more ×
Electrical Engineering Stack Exchange is a question and answer site for electronics and electrical engineering professionals, students, and enthusiasts. It's 100% free, no registration required.

I know this is a long shot but I thought I would ask while I am waiting for the FAE to get back to me. This is related to Cadence Verilog simulations and regressions.

I am trying to debug an *.ecom file and I am not sure what language it is written in. Here is a sample of the code:

var vsofs : vm_vsof = vm_manager.read_session("<1>");

// create context
var sessions : list of vm_attribute_container;
sessions = vm_manager.get_all_sessions().as_a(list of vm_attribute_container);
var curr_context : vm_context = vm_manager.create_context({sessions}, "session_stats");
curr_context.export_to_csv(RUNS, "<2>");

And this script is invoked like this:

 > emanager -b -c "setup; @create_csv.ecom \
   ../vsof/smoke_regr.user.11_03_11_16_15_52_7509/chip_passing.vsof \
   ../vsof/smoke_regr.user.11_03_11_16_15_52_7509/"

PS - If there is a better stackexchange place to put this question let me know.

share|improve this question

1 Answer

It is the "e" language. and to print:

out("Variable foo=",foo);
share|improve this answer

Your Answer

 
discard

By posting your answer, you agree to the privacy policy and terms of service.

Not the answer you're looking for? Browse other questions tagged or ask your own question.