I am working with a low latency 10G MAC IP core for a Stratix V FPGA. One of the parameters is "High performance mode". The documentation states
When enabled, high performance mode enables all retimers, which allows for high timing margin, but horrible delay.
What are retimers? How are they implemented in FPGA? How do they affect timing margin and delay?