Take the 2-minute tour ×
Electrical Engineering Stack Exchange is a question and answer site for electronics and electrical engineering professionals, students, and enthusiasts. It's 100% free, no registration required.

I am using a MC100EP016A IC which is an 8-bit synchronous binary up counter.

According to the specifications of the IC, you could use either single ended or differential clock input for the counter.

For the differential input mode, the parameter specified is:

Input high voltage common mode range

I do not understand what this represents. Can somebody help?

It says that the Input high voltage common mode range is min 2V and max 3.3 volts. What does this mean?

share|improve this question
2  
You've got to stop using all-caps and misusing normal capitalization and punctuation or you're not going to get good help. –  JYelton Jul 26 at 19:06

1 Answer 1

The most positive input of the differential pair must be within that voltage range.

In the case of this chip, it varies from Vee+2.0V to Vcc, so for a 3.3V Vcc (PECL) it will be 2V ~ 3.3V.

(the diagram below is for Vcc = 5.0V rather than 3.3V)

http://www.eetindia.co.in/ARTICLES/2005JUN/A/2005JUN21_TPA_AN.PDF?SOURCES=DOWNLOAD

I don't see Vpp specified in the datasheet for that chip, but it's usually 150-800-1200mV minimum-typical-maximum.

See this link for more.

share|improve this answer
    
What do you mean by "most positive input"? Are the clock signals subtracted, so the magnitude of the difference must reside within this range? That's rather interesting. What is the purpose of driving with both a clock and a /clock? How could you get such a clock? –  sherrellbc Jul 26 at 22:37
    
It's a differential input. Driven by a differential output. ECL is almost like analog differential amplifiers. –  Spehro Pefhany Jul 26 at 22:43

Your Answer

 
discard

By posting your answer, you agree to the privacy policy and terms of service.

Not the answer you're looking for? Browse other questions tagged or ask your own question.