Tell me more ×
Electrical Engineering Stack Exchange is a question and answer site for electronics and electrical engineering professionals, students, and enthusiasts. It's 100% free, no registration required.

I am using the Altera Quartus II PinPlanner to enter all my pin details for my FPGA design. Some of the pins are connected to the SPI configuration bus of this ADC.

As can be seen on page 8, the 3 pins SCLK, SDATA, and SEN must be driven at 3.3V. Now the pin planner gives me three different 3.3V options:

  • 3.3V LVCMOS
  • 3.3V LVTTL
  • 3.3V PCML

Which of these I/O standards should I use for my ADC?

share|improve this question

1 Answer

up vote 2 down vote accepted

Whenever you see a VIH specification of 2.4 V and VIL of 0.8 V — i.e., fixed voltages, not a fraction of the supply voltage — that's LVTTL.

share|improve this answer

Your Answer

 
discard

By posting your answer, you agree to the privacy policy and terms of service.

Not the answer you're looking for? Browse other questions tagged or ask your own question.