# signal clipped despite q point is middle

Why is that the output signal is clipped despite the fact that the transistor's q point is located halfway of Vcc???

here is the schematic

and clipping here

From my analysis, as you can see, supply Vcc is around 40 volts and the multimeter reading of the collector voltage is around 20 volts (half of 40 so the q point / quiescent point is in the middle to avoid cut off and saturation)

Finally, you can also see that the output voltage swing is around 12 Volts rms (so that translates to 34 volts peak to peak, way far from the 40 volts of DC supply voltage)

-

Don't forget that there is a quiescent (no-signal) DC voltage on the emitter bypass capacitor which should be roughly 6.7V if the quiescent DC voltage on the collector is roughly 20V.

The negative swing for AC signals is then roughly limited to the difference, 13.3V.

Since the positive swing should be 20V, this would give a maximum peak to peak of roughly 33.3V.

For this circuit, if you want roughly symmetric clipping, you'll want the quiescent collector voltage halfway between 40V and the quiescent emitter voltage.

-
In other words, if the signal is clipped at both cutoff and saturation, we must make the input signal smaller, so that the whole reproduction is symmetrical and no clipping. am i correct? – WantIt Nov 24 '12 at 2:23
one more thing, puu.sh/1tAAk how can we make the output signal centered in the x-axis?? i thought that would be the first thing to do(centering the output on the 0 level), and then minimize the input signal – WantIt Nov 24 '12 at 2:25
@vvavepacket, yes you must reduce the input signal to remove the clipping. But, keep in mind the points I'm making in my answer: (1) you can't approach 40Vpp unclipped and (2) you will get maximum unclipped Vpp when the amp clips symmetrically, i.e., the positive and negative peaks begin to clip for the same level of input signal. – Alfred Centauri Nov 24 '12 at 12:18

You've just discovered that the AC load line is different from the DC load line.

Generally speaking, the AC load line crosses the DC load line at the Q point, but is more steep, so it intercepts the horizontal axis at a smaller voltage than the DC load line.

To maximize the AC swing, you have to relocate the Q point.

The different slope is because AC sees different impedances. The impedance of the base-emitter junction of the transistor is different for AC. The impedance of the emitter branch is different (because of the bypass resistor). To AC, both the positive rail and ground look like a ground.