There are packages as thin as 0.3 mm (maybe even less), so I was wondering how thin the actual die/wafer inside them are. I guess the package top and bottom will also need a certain thickness to be useful, so how much is left for the die?
Very thin, ~700µm (0.7mm) is close to the upper limit. Around 100µm (0.1mm) is about as thin as they get. However the size varies a lot, depending on multiple things, like the package it's made for, quality, price, and the overall size of the wafer.
Update After further research, I found that for certain applications, the wafer may be as thin as 50µm.
An incredibly small amount, take a look at this picture and the others at the bottom.
Yamaha YMF262 audio IC decapsulated
It varies with the size of the wafer, according to wiki,
Basically they take a slice of silicon that's about .6mm thick (on average,) grind it, smooth it, etch it, then grind the back side.
If your interested in decapsulating chips, and close up images and probing of the die, FlyLogic's blog has some awesome posts, and great pictures!
And a few pictures of decapsulated chips,
The following 2 images are of a ADXL345 3mm × 5mm × 1mm LGA package. The first is a side X-ray. The X-ray clearly shows the presence of a separate ASIC die and MEMS die, with a hermetic cap. The internal structure of the device is more clearly seen in the SEM micrograph of the decapsulated device, in the second image.
Prime wafers (which is a specification) nominally 720μ, additional processing for metal layers may add as much as 7μ. There is some variation in thickness. Some devices are thinned through a process known as back-grinding but that thickness is usually only taken to 300μ total thickness. This is used in cases where thickness matters, like in image sensor modules (which only use the die - the die are not packaged) or in the case of stacked die where one die is placed on top of another, like the combination of Flash memory and DRAM, used in mobile handsets.