Electrical Engineering Stack Exchange is a question and answer site for electronics and electrical engineering professionals, students, and enthusiasts. Join them; it only takes a minute:

Sign up
Here's how it works:
  1. Anybody can ask a question
  2. Anybody can answer
  3. The best answers are voted up and rise to the top

I've designed a counter using three J-K flip flops, but I have two redundant states. How can I ensure that the system has a way to escape these states if they occur?

I've tried searching for help on the internet, but all of the results I found either skipped around the topic or didn't use J-K FFs.

The states being counted through are 000, 001, 010, 100, 101, 111 (first digit = A, second = B, third = C).

The circuit is:

Ps, please ignore the AND gate leading to Z.

share|improve this question
Can you show us the design? – Andy aka May 16 '13 at 9:33
I've added a link to it – user2222956 May 16 '13 at 9:43
So you don't want 011 and 110? Make sure they don't transition to eachother - just map them to one of the valid states. – JustJeff May 16 '13 at 10:45
Please add the Karnaugh map you used to determine the logic and the state diagram. – jippie May 16 '13 at 18:30
up vote 2 down vote accepted

It's very likely that the unused states transition within one clock to a valid state; you should check this, but it looks like it to me.

In general, to make sure you get the behavior you want, you should include the unused states in the state diagram up front, and design the system so that they eventually lead to valid states under all circumstances.

share|improve this answer

Your Answer


By posting your answer, you agree to the privacy policy and terms of service.

Not the answer you're looking for? Browse other questions tagged or ask your own question.