I'm getting some errors when I try to compile my design in Aldec's Active-HDL. ...
There are bunch of files needed to run an Aldec simulation. What is the minimum set? Clearly this must include the Verilog/VHDL source, any testbenchs, and a project file. It also needs to include ...