A digital signal that goes high and low at a specific frequency.

learn more… | top users | synonyms

1
vote
1answer
58 views

Can I use an AND gate before a clock input?

Can I use an AND gate with a clock input? For example, in the picture below, I have a positive-edge D flip-flop. I'm using an AND gate with the Select_chip input and the Clock input but I'm not sure ...
0
votes
0answers
24 views

Using two 4-bit registers, AND and OR gates and inverters, what would be a one bit slice of the logic diagram that implements all of the following?

C0: R2 <- 0 (clear R2 synchronously with the clock) C1: R2 <- R2' (complement R2) C2: R2 <- R1 (transfer R1 to R2) The control variables C0, C1, C2, ...
0
votes
2answers
54 views

1/6 Clock Frequency Divider

How would I design a circuit made of rising edge triggered flip flops and inverters to make its output 1/6 of the clock frequency. Cheers
0
votes
0answers
23 views

How to use external clock on STM32F205VC?

I'm using VisualGDB for stm32F205VC programming. I have an external clock on my board connected to OSC_IN and OSC_OUT that I have to use. How to switch to it?
0
votes
0answers
35 views

How the clock runs on modern processors? [duplicate]

I would like to understand how the clock in modern processors. It is delivered via hardware or via software? I understand how the clock works of a microcontroller with an external crystal or even ...
0
votes
2answers
66 views

Numerically Controlled Oscillator (NCO) Sample quantity

Ive been doing some research on NCOs and some initial information (or lack of information) is bugging me. Ive read a few articles on this topic: FPGA based NCO Blog on NCOs But i still don't ...
2
votes
1answer
24 views

Clock switching hangs when switching back to original source

MIGRATED TO EE.SE http://electronics.stackexchange.com/q/159634/69868 I am currently working on a project where the clock needs switching between the Primary Oscillator with PLL (POSCPLL) to the FRC ...
0
votes
0answers
21 views

Clipped sine input for HSE clock input on STM32F303?

I am using a STM32F303 and need a very high stability clock ie around 1ppm over temperature. One of the modules I am looking at outputs what is described as "clipped sine". Can this drive the ...
0
votes
3answers
62 views

Adjustable Clock Generator between 15.5 MHz and 17.4 MHz

I'm looking for an inexpensive component to generate frequencies between 15.5 MHz and 17.5 MHz. My intention is a medium-run product (a few hundred units). The issue is that I would like to change ...
4
votes
5answers
1k views

What components or circuitry exist that can provide extremely high speed, accurate clocks?

I've been curious for awhile now about doing some high speed projects, such as measuring time differences of radio wave reception, and was wondering if there exists components that provide clocks much ...
0
votes
0answers
21 views

JK flip-flop and sequence network

State diagram of the sequence network S looks like the following for a jk flip-flop: Is this the right truth table for it? ...
0
votes
0answers
19 views

How to choose clock frequency in Dynamic Logic?

I want to design a full adder using dynamic logic but I don't know how to choose the frequency of operation. I know the following about dynamic logic clock: The clock frequency is crucial for ...
3
votes
2answers
203 views

How to check frequency of MSP430 clock?

I'm working on a project in which an MSP430 is used to provide the timing for some stuff where accurate timing is important (it can be off by 10%, but not by 2x). This is driven by the timer A0 ...
0
votes
1answer
31 views

External clocking of MSP430 with variable duty cycle clock

I'm going to clock an MSP430FR5969 using a PCF2127 RTC. The PCF2127 can output 32.768kHz at a duty cycle between 40%-60% and 16.384kHz, 8.192kHz, etc at exactly 50%. I will use the MSP's DCO system to ...
0
votes
0answers
32 views

ENC28J60 on a XMega along with USB

I'm trying to port the TuxGraphics webserver example to the ATxmega128A3U for the ENC28J60 This is my first time using the xmega so I need help making sure all my SPI registers are set correctly and ...
1
vote
2answers
54 views

XMega Get Clock Speed

I'm doing some debugging on my project and I need to check if I'm setting my external crystal correctly. I have the ability to print out to a serial monitor via usb, is it possible to retrieve the ...
0
votes
0answers
34 views

Mueller Muller CDR

For a clock data recovery in a reciever a phase detector is used. In my case I want to understand how the Mueller Muller CDR works. And also what its advantages and disadvantages are. The ...
1
vote
1answer
205 views

Clock divider circuit with flip D flip flop

I am using D flip flops in my clock divider circuit. I have started with one FF and moving up with the number of divisions I want to have in my clock. This is how I want my D ffs to work. Now I ...
0
votes
1answer
35 views

AMBA Bus Architecture and its clocks

I Have Few Doubts on AMBA Bus Architecture and its clocks I am working on Propriety SOC with non-detailed docs , the SOC is based on ARM9 Architecture which has peripherals connected to it through ...
1
vote
1answer
92 views

ATmega162 fuses to select external clock 12Mhz?

Could anyone tell me how I could change the fuse bit, so that my ATmega162 uses 12 MHz external crystal. Once, I made the changes in the AVR fuses wrong the AVR went dead. That is why I need ...
2
votes
1answer
99 views

How can two separate devices send clock data to a shift register IC?

I'm using a microcontroller to clock a byte into a 74HC595 shift register and latch it. It then sends a signal to the other device which send 8 clock pulses when it is ready to receive the byte. So ...
0
votes
1answer
32 views

clock drivers low current consumption

I am trying to drive a 30 pF load cap (1 pF times 30 or 2pF times 15 or so on) from a ring oscillator generated clock. The frequency I want is 250 Mhz. What is the best approach to keep the input ...
0
votes
2answers
57 views

Why prescaler doesn't give 50% duty cycle pulse

I am new to embedded electronics. While reading the datasheet of ATmega328P, I saw this when timers and their timing diagrams were given... I wonder why clk/8 is not of 50% duty cycle...Please help ...
2
votes
1answer
98 views

Help for Changing the ATMega328's clock source to External Clock

I want to change the fuse bits of the ATMega328 to operate with external clock (function/signal generator) instead of the crystal. The clock speed will be 8MHz. I have been trying for months and all ...
1
vote
2answers
100 views

Acquiring an accurate clock input for my computer

Building a timegrapher is quite straightforward, it is nothing more than a piezo transducer connected through to an amplifier. However, in order to actually utilize the results, one need an accurate ...
1
vote
1answer
34 views

150 MHz LVPECL Clock

I am using a SAS expander IC. In the datasheet, it is given to use a 150 MHz LVPECL clock with specifications as attached in the snapshot. Can somebody please explain how to use common mode & ...
2
votes
1answer
217 views

Conversion from VHDL to sysgen block diagram

I made my own custom board that contains a clock oscillator to drive an FPGA. I wrote some VHDL code. The script simply re-routs a 10-bit input (SIGIN) to the 10-bit output (SIGOUT) on the rising edge ...
0
votes
1answer
74 views

Making a clock cp for counter, using a photodiode

I need to make a device that counts light impulses, basicly a light detector counter, i need help with my counter cp, how to implement a photodiode(can't find phototransistors in the stores) to do ...
3
votes
3answers
484 views

What is the difference between processor clock and system clock?

In the TM4C123G Launchpad Workshop page 129, there is a note about power modes. This note differentiate between processor clock and system clock. So what is the difference between them ? Is this a ...
0
votes
3answers
60 views

Simple switching between clocks using oscillator disable pins

I am working on a circuit where I need to use different clock sources. I am using two HCMOS oscillators. Both oscillators have an disable pin. When disabled, the clock output buffer is placed in ...
0
votes
2answers
202 views

Can we observe addresses, data and other signals on the microcomputer buses by an oscilloscope, a LED or even an ordinary DC voltmeter?

Microcomputers are dynamic devices that are synchronized by a clock oscillator. So the signals (E, R/W, CS, A15-A0, D7-D0...) appear on their buses only for parts of a microsecond and, as the buses ...
2
votes
1answer
47 views

Switching tone on and off at 120 bpm not working

I am trying to make a design that toggles a sound at a rate of 120 BPM (once every .5 seconds), and I am using a 50 MHz clock. Here's the tone module: ...
0
votes
1answer
38 views

Access the internal clock on WLAN chips

I am trying to implement a localization method based on WLAN round trip time (RTT) ranging. Some of the papers I have read suggest doing ranging based on the MAC layer RTTs (beacons, ACK, RTS/CTS ...
0
votes
1answer
72 views

Crystal oscillator circuit

I am using following circuit and crystal is connected to XTAL2 and XTAL1 pin as shown below. Following IC is LPC2138, shown in image. I am using ADC chip ( DDC112 ) for A to D conversion. For ADC ...
1
vote
2answers
100 views

Taking the edge/ring off a clock signal with an RC circuit?

I'm designing a board for a hobby project where I am using a lattice machxo2 cpld as a system interconnect. The cpld needs to be clocked at 80-100MHz, and because I sprung for a cheaper cpld, it has ...
1
vote
2answers
92 views

Clock distribution gone wrong

I have had EMI problems in the past and I have decided to implement clock distribution with termination. I have a 25 MHz crystal that travels through a 50 \$\Omega\$ strip in the PCB and splits into ...
0
votes
1answer
53 views

ideal state of SPI MOSI and MISO pins?

Just wondering , If some how the MOSI and MISO tracks which connects the slave get cut. At that time, its disconnected from the slave. So if the micro controller tries to read data from MISO pin, ...
0
votes
0answers
68 views

24 Hour Counter JK Flip Flop

I'm trying to implement a 24 hour clock circuit using JK Flip Flops. I've gotten the minute part but I am having trouble designing the hours part, specifically the ones section. If it should count ...
0
votes
1answer
47 views

Spread spectrum 400 KHz

I got a 6-phase DC-DC converter. Fsw=400 kHz, synchronization by external clock(CPLD). I need a spread spectrum 400 kHz. What's the best way? All chips what I've seen before worked on MHz and above. ...
0
votes
2answers
83 views

Can SPI slave work with wrong clockphase setting?

In our prototype board, we have one 16-bit SPI based ADC [ad 7798] and an SPI based switch [adg1414]. Though some other guy has written the driver for it, and its also working. However when I ...
0
votes
2answers
150 views

“Clocking” and “Latching” with Arduino

I've just started using IC's, and am am trying to understand exactly how they work. I know that you must first clock in data to the shift register using Arduino's ...
0
votes
0answers
43 views

Kmap Implementation in Electronics Workbench

I'm working in Electronics Workbench and after simplifying two of the Kmaps, I got values : Jd=1 & Kd=1 How would I implement that in the circuit? I know it looks confusing at the moment.
0
votes
0answers
36 views

Limit amplitude and isolate impedance of a clock signal, without introducing noise

I am trying to drive the clock of a sequential logic circuit from a high-impedance input that receives a clock-like signal of somewhat variable nature from an external source. Input in practice may ...
0
votes
0answers
47 views

Continuous Wave with flip-flops

What I'm going for is imagine 6 LED outputs, every other one on. (Off first) What I need to have happen is after I toggle on the 1 input to 1, it sets off a chain reaction, like a wave, where every ...
0
votes
0answers
22 views

which is most preferred level,edge or pulse triggering? [duplicate]

Which is most preferred level,edge,or pulse triggering for Flip Flops?
1
vote
2answers
75 views

register without clk

I'm designing a small system in VHDL using the datapath and contorller method. Is it okay if I design registers that don't have a clock input (load data on the rising edge of the load signal) as they ...
0
votes
2answers
558 views

How to give clock on xilinx spartan 6?

I am trying to run a counter on Digilent Atlys Spartan 6 xc6slx45 development kit, which changes counts on clock edge. I am new user to Verilog, so I don't know how to give clock to my program from ...
3
votes
2answers
323 views

Clock generation on my PCB

I have not a big background in electronics. I am designing a PCB including a MCU (EFM32) and some ICs. I have seen in lots of circuits that they generally add an external Crystal Clock on the board ...
0
votes
1answer
269 views

Solid color display on VGA not working

I'm trying to get VGA working on my Altera DE0 board using Verilog, but haven't had much luck. It has the same pins as a normal VGA interface except red, green, and blue are all 4 bits each. Here is ...