Tagged Questions
0
votes
2answers
299 views
Inferring BUFGMUX in Xilinx FPGAs for Clock Multiplexing
I have a VHDL memory core which requires me to multiplex between two clocks. The Write clock operates at 200 Mhz and Read clock operates at 100 Mhz. I think this can be done using ...
0
votes
1answer
418 views
Working with Spartan-6 LX9 clock
I am a novice in digital design and are learning things using "Advanced Digital Design with the Verilog HDL" along with a Spartan-6 LX9 board by Xilinx. So far I have managed to blink few leds on the ...
1
vote
4answers
843 views
Clock generation using FPGA
I am trying to use Spartan 3E kit to generate 50 MHz clock. The kit comes along with a 50 MHz crystal which I am trying to use.
So, I wrote a simple code to output the clock from the FPGA to the SMA ...
