CMOS stands for Complementary MOS, most digital logic is made in CMOS.

learn more… | top users | synonyms

0
votes
1answer
67 views

+24V supply versus +/- 12V supply

In CMOS mix-signal circuitry, would it make a difference if I set Vdd to 24V and Vss to 0, instead of having +/- 12V supply rails? I know voltage is just a reference, but do the absolute numbers ...
-1
votes
2answers
53 views

Off Resistance of Analog Switch 4066 pretty low?

I am trying to use an analog switch to switch signals between my end nodes. Before I tried in actual circuit, I wanted to try it in a test circuit. As, 4066 can act as a switch for both Analog and ...
1
vote
1answer
49 views

Safe way to wire CMOS ICs together

I have a question about the safety (to the ICs) of wiring the output of one IC directly to the input of another IC. simulate this circuit – Schematic created using CircuitLab For ...
0
votes
0answers
15 views

How to calc charge pump mismatch current

I'm designing charge pump for a PLL in a GPS receiver. I got the output but, I need to know how to measure current mismatch? In research papers , graph is plotted between output voltage versus output ...
2
votes
0answers
27 views

OPAMP common mode half circuit with its gain

I have a really complex circuit as shown: M4,M7,M14,M15 all pmos the others->nmos I am asked to draw common/differential mode half circuit. What I don't know: How to deal with M14, M15? Which ...
-3
votes
0answers
28 views

Convert Analog Based Full Adder Circuit into CMOS Based circuit?

I am working on PTL(Pass transistor logic) ALU for improvement in dynamic power i reduce transistor count from 8(Traditional Design ) to 6 for its adder module. assume transistor as ideal one.circuit ...
2
votes
1answer
39 views

making sense of HCT ACT cmos “addional supply current”

I'm trying to make a low-current level shifter from low voltage (~2V) CMOS up to 5V CMOS. I had the idea to use TTL-compatible CMOS gates in the HCT or ACT families. But this line in the 74HCT04 ...
3
votes
1answer
50 views

High-Sensitivity, Low-Latency Imaging Sensor

This might be a bit of a long shot for this venue, but: I'm looking into sensors for a scientific imaging application where the key is excellent sensitivity (quantum efficiency and noise performance) ...
1
vote
2answers
81 views

Can Arduino power and hookup to logic chips?

I am making a device that has two external interactions i.e. a button and a infrared sensor. My only problem is that I am using a logic chip for this because it would save me time coding on the ...
1
vote
0answers
32 views

What does a tank ciruit work in a Cmos integrated circuit [closed]

It is a capacitance parallel to a inductance. I always find is hard to understand whether it has certain function in a circuit
0
votes
0answers
20 views

When does Direct Source-Drain tunneling become a problem?

Because of the probabilistic nature of quantum mechanics, direct source-drain tunneling is bound to happen as a result of CMOS scaling. The smaller the transistors become, the more tunneling occurs. ...
1
vote
2answers
76 views

How do I connect a 555 timer to a CMOS Input?

I designed the following circuit, using a 555 timer, to supply a single trigger pulse with the same width to digital circuits, no matter how long the button is pressed. The actual pulse output works ...
3
votes
2answers
70 views

CMOS 4066 Question

This is my first post here and I have a question about a CMOS circuit I have been designing for I while using the 4066 (I'm a noob to digital electronics). I am using a 4066 to pass random pulses I ...
0
votes
2answers
59 views

Effect of Drain-source voltage on NMOS operation

I have been trying to understand the NMOS operation through various online tutorials but I am getting stuck in understanding the effect of increasing drain voltage on the flow of current and the ...
0
votes
0answers
62 views

Gate capacitance in CMOS

Gate capacitance in an N-MOS consists of gate to body capacitance + gate to source capacitance + gate to drain capacitance. Now how does each component of this gate capacitance vary with different ...
1
vote
1answer
46 views

Working principle of floating gate tunneling oxide

Floating gate tunneling oxide (FLOTOX) is used in electrically alterable rom. Tunneling of charge takes place through tunneling oxide into the floating gate. What is the working principle of this? How ...
3
votes
1answer
165 views

How do “beyond the rails” analog switches work?

I'm familiar with using CMOS switches ("transmission gates") for switching analog signals, but you can't use them for switching voltages beyond their supply rails. (So if you have a single supply ...
0
votes
0answers
130 views

how to find the value of a capacitor/varactor in cadence virtuoso

I've been given a MOS varactor model and layout to use in a project, and I need to be able to plot the capacitance as the applied voltage is swept. I don't know how to do this in Cadence and ...
0
votes
1answer
120 views

What is referred to as CMOS sensor rolling shutter width?

I know what a rolling shutter is. But what is referred to as the "rolling shutter width"? Wikipedia: CMOS sensor: Active pixel sensor Rolling Shutter I don't think Focal Plane Shutter is related ...
2
votes
1answer
67 views

How to calculate the amount of change on gate-source voltage needed in this two stage comparator?

This is a homework question. Below schematic of a two stage comparator is given. I understand that \$I_5=2*I_4\$ and \$I_6\$ and \$I_7\$ can be written in terms of \$I_4\$. It is given that in the ...
1
vote
1answer
87 views

Honeywell Dead Reckoning Module GPS Problems

This was previously posted in the Stack Exchange forum and I was referred here. I'm currently trying to connect a Honeywell DRM4000L to a GPS module. The DRM is a dead-reckoning device which takes a ...
0
votes
1answer
62 views

How does the iso work in ccd\cmos array detectors

I'm curious to know how exactly does the iso sensitivity work in ccd's or cmos detectors that DSLR cameras have? I understand this is a amplification of the raw signal that each pixel has, but is in ...
1
vote
1answer
39 views

Controlling multiple 4066 from single output

I'm working on a circuit where I have two 74HC595 in parrallel. (2 serial to parrallel 8bit shift register with latch) The outputs of the registers are connected to 2 40174 (D type flip flop) So that ...
1
vote
1answer
83 views

CMOS inverter : Calculation of Vd

simulate this circuit – Schematic created using CircuitLab Consider the CMOS circuit shown, where the gate voltage Vg of the N-MOSFET is increased from zero while the gate voltage of ...
0
votes
0answers
41 views

Usage of supply voltage supervisor TL7757

I'm building a project where I have a lot of external devices. These devices will be connected to the system. Once connected they will be powered with 3.3V or 5V. I would like to know from my ...
1
vote
1answer
54 views

CMOS 4066 pull up resistor

I'm controlling three 4066 (Quad Bilateral Switch) with two chained 74HC595 (8-bit serial-in, serial or parallel-out shift register with output latches; 3-state) Do I need to use pull up resistor ...
1
vote
1answer
80 views

Communicate with unpowered CMOS

I'm using some CMOS chips (4021 shift bit register, CD74HCT164E serial in parrallel out, 4066 quad billateral switch, etc...) I'll have some parts of the circuit on or off, but to economize maximum ...
1
vote
1answer
79 views

Transistor for logic signals

I have several shift registers and only one "read" pin. I would like to know if I can use PNP transistors to switch between the registers ? So every emitters will be connected to the data output of ...
0
votes
4answers
124 views

In CMOS, can I assume the delay of a multiplexer is negligible compared to the delay of an inverter?

Let say I have a ring oscillator, and I modify the ring so that the output of an inverter is connected to an input of a 2-to-1 MUX, and the output of the MUX is connected to the input of the next ...
2
votes
3answers
192 views

Energy harvesting - drain capacitor when voltage is reached, ultra low power

I want to connect tiny solar cell to a capacitor, let it charge it and once voltage reaches 2V - flush it through tiny red LED. Could anyone suggest how to implement that given that charge current ...
1
vote
3answers
121 views

Will this circuit suffer from Shoot-Through? and is there a quick fix?

I'm considering a high-side, low-side driver using the DMG1016UDW COMPLEMENTARY PAIR ENHANCEMENT MODE MOSFET from diodes. The datasheet says The ON voltage is about 0.5V and ON the delays+rises is ...
-5
votes
1answer
98 views

How to know if an IC is made up of TTL or CMOS?

Here I look at the data sheet. There is no indication about the transistors:https://www.fairchildsemi.com/ds/LM/LM324.pdf
1
vote
1answer
71 views

CMOS output voltage depending on Vss and Vdd

How does output voltage in CMOS depend on Vdd and Vss? As far as I know, it is limited by Vdd when Vss = 0 (ground) but what when Vss is not 0 (for ex. -2.5 V?)
1
vote
1answer
73 views

Convert area of ASIC into kilo-gate equivalent kGE

Is there any resource/datasheet where I can find the kilogate (kGE) of the various CMOS technologies? Essentially, I have a bunch of ASIC circuits with their areas given in mm2 that I want to convert ...
0
votes
3answers
195 views

Which logic gate family is used in a PC? TTL or CMOS?

I read that the propagation delay of CMOS logic gate is longer than TTL; therefore they are not used where speed of processing is important. I thought computers or computer cpu is using CMOS. ...
1
vote
3answers
103 views

Digital Logic and Assertion levels

I'm struggling to get my head around assertion levels and how it relates to logic levels / functions. For example. Let's say we have 2 input signals, A and B So A assertive high and A assertive ...
2
votes
1answer
474 views

CMOS Inverter Equal Rise and Fall Times

I am currently attempting to design an inverter in Microwind layout software that has equal rise and fall times. Rise time is defined as the time for the circuit's output to go from 10 percent to 90 ...
3
votes
1answer
82 views

CMOS Circuit Question

I have this circuit for which I have to find the truth table for all imputs whether they are logic 1 (VDD), logic 0 (GROUND) or X unknown. But I am having trouble understanding what I am supposed to ...
4
votes
1answer
151 views

In IC design, what is the Buffer for ?

In CMOS design, we always use two inverters as a buffer, but at some point, I dont quite understand the functions or importances of the buffer. As I was told before, 1) the buffer could smooth the ...
4
votes
1answer
84 views

Impact of the channel length on the threshold voltage in CMOS transistor?

Is there a monotonic relation between the channel length and threshold Voltage and is it proportional or inverse?
1
vote
1answer
114 views

CD40106 output voltage

I'm testing some CD40106BE from Texas Instrument, CMOS Hex Schmitt Trigger (Datasheet Here). Vdd = 5V (Pin14) Vss = GND (Pin7) Vin = 5V I measured a Vout = 3.8V on every IC I tested, with a Led on ...
3
votes
1answer
660 views

Measure the leakage current of a CMOS inverter

I would like to measure the leakage current of a CMOS inverter. As this current depends on the input, I decided to measure something average, namely, the leakage current of a ring with two CMOS ...
8
votes
1answer
138 views

Missing Q11 output on 4060

Is there any reason why Q11 is left out on 4060 IC? I've read it was done to extend the max pulse time (highest clock divider) but why was it done on Q11? Why not Q12 and therefore have a full 8-bit ...
-2
votes
1answer
142 views

Circuit doesn't behave as it should [closed]

I have the following schematic: The original one (the second one) may be found here: http://www.zen22142.zen.co.uk/ronj/24h.html. Note that the chip shown is a 4060 14-bit binary counter. The ...
1
vote
1answer
109 views

What topologies are used for ultra-low-power CMOS DACs?

What schematics, topologies or algorithms are suitable for ultra-low-power DAC design? You can assume the following design requirements (they are flexible): Full custom CMOS design (this is not a ...
1
vote
1answer
77 views

Controlling a 300V node with 5V from a micro-controller

The goal is to drive a 47k load that requires at least 5mA of current. The design is as shown, with FET values matching their part number: An LTSpice simulation (with generic pmos and nmos devices) ...
1
vote
0answers
139 views

What is the best way to take multiple near-simultaneous pictures from 6 cameras on a development board?

I thought I could use a powered usb hub, connect the 6 cameras to it, connect the hub to the raspberry pi and capture the images one after the other quickly using the motion package. But I can't find ...
1
vote
1answer
150 views

Voltage regulator device selection

I intend to design a CMOS voltage regulator that takes 2.5V supply and outputs 1.2V. I am starting off with an opamp+pass transistor design. Will there be a specific advantage to using an NMOS ...
5
votes
2answers
2k views

Question about mosfet gate resistor

I have n mosfet gate connected to 4043 logic and Id is about 100mA. Both 4043 and mosfet has +5v. I have plan to use 2N7000 mosfet Questions are: How large gate resistor i need between 4043 and ...
1
vote
1answer
73 views

ReRAM CMOS compatibility (vs phase change memory)

When ReRAM is described as having good compatibility with CMOS processes, it means that ReRAM can be constructed with "standard" manufacturing processes, correct? Meaning that it can be grown with ...