CMOS stands for Complementary MOS, most digital logic is made in CMOS.

learn more… | top users | synonyms

0
votes
0answers
40 views

How many transistors in Y = ((A+B+C).D)' in CMOS?

There is an example for Y = ((A+B+C).D)' in here. How do I know how many transistors it has? For instance NAND and NOR in CMOS both have two transistors, but I don't really know how to count ...
2
votes
2answers
186 views

Why is CMOS fall time faster than rise time?

I've just started a computer architecture class, and the slides from a lecture says that the reason why fall time is faster than rise time is that the NMOS electrons have more mobility than PMOS which ...
0
votes
0answers
7 views

OmniVision CMOS sensor package name for camera modules?

I seen few camera modules by OV, that come on a flex cable like the one below (OV2640) How does this package called? I see on the OV website COB, CSP, uCSP,CLGA, but I suspect they're without the ...
0
votes
0answers
16 views

Video via STM32F746NG (ARM Cortex M7) VS SM320DM6446 (ARM9)?

I am interestedin getting a Video feed from a CMOS sensor module like the OV2640 or OV7670. I found that the STM32F746NG has a camera interface which is useful, but I also found out that the ...
1
vote
1answer
28 views

Using an analog demultiplexer as a digital demultiplexer

If I want to use an analog de/multiplexer as a digital demultiplexer, do I have to use pull-up / pull-down resistors? For example when driving a CMOS IC like the 4015 with the CMOS analog 4051, do I ...
0
votes
1answer
20 views

CD4017BE output pin question

I am designing a circuit which uses a CMOS decade counter to activate and deactivate pairs of transistors in turns.The problem is:will the IC be damaged if the current of one of the outputs(activated) ...
-3
votes
0answers
32 views

Affordable burst >1000 FPS GigE Vision Camera with 1920 x 1080 resolution [closed]

we are trying to find a monochrome digital camera connected to GigE (preferable via GigE Vision) with a very high frame rate at a resolution of 1920 x 1080 or higher. Of course, such a frame rate is ...
0
votes
3answers
90 views

CMOS explanation

Please, explain me the CMOS Inverter at the physical layer trying not to involve mathematical formulas. Just in terms of physics. Mostly I wonder how the same high voltage on the gates can cause the ...
0
votes
1answer
26 views

What kind of driver should I implement in buck convertors

I have a couple of questions. In the diagram below, when the current falls to 0 , the NMOS is supposed to turn off. Similarly when the voltage error increase the PMOS turns off. However in the diagram ...
0
votes
2answers
30 views

Power and Ground Clamp Diodes in CMOS IO Buffer

I have usually seen Power & Ground Clamp diodes in CMOS structure as per attached figure. They are protection diodes. But I have few doubts :- 1.can someone explain in what situations they are ...
0
votes
0answers
30 views

TTL Vs CMOS technology [duplicate]

why now a days most of the devices in market are CMOS technology instead TTL? Its depends on digital and analog design respectively? or because of CMOS has Lower dissipation and low input voltage when ...
1
vote
2answers
69 views

pmos transistor acting as pull down device

I have a simple question related to the pmos transistors. Why can't it be used to fully pull down a high voltage signal? Can somebody please help me to understand the electrical characteristics behind ...
0
votes
1answer
64 views

Extracting and Using Sensor in Camera Assembly of Nokia Lumia 1020

I am trying to use the awesome camera sensor in the Nokia Lumia 1020 for research purposes. Unfortunately, my screen is broken so the screen is completely black. I intend to disassemble the phone, ...
1
vote
3answers
60 views

Protecting complementary MOSFET switch

I have a complementary MOSFET switch that turns ON/OFF a DC voltage offset of 2.25 V that is provided to another circuit. The switch is controlled by a digital signal, Vctrl, from a PIC18. Simulation ...
0
votes
1answer
51 views

Substrate Connection when driving a Bi-Directional Switch

I am very confused about the way the below circuit functions. Below is an excerpt from a research paper which shows two NMOS transistors connected such that the body diodes face each other back to ...
1
vote
1answer
48 views

Significance of -1 slope in CMOS inverter transfer characteristics

In the CMOS inverter transfer characteristics what is the significance of slope of \$-1\$ at the points where \$V_{IH}\$ and \$V_{IL}\$ have been shown? And how is this the occurrence of the values, ...
0
votes
0answers
19 views

Cmos Sensor, Difference bettween column amplifier and pixel amplifier?

what is the difference between column amplifier and pixel amplifier (source follower)? how a column amplifier works is it by chosing the size of the capacitor? But i also would like to understand the ...
0
votes
0answers
22 views

CMOS voltage swing problem

I modelled an XOR gate using HSPICE (Transistor level).Input voltage signal is 4V and Vdd of the circuit is 5V (threshold voltage= 1v). While giving input voltage 4v I got Maximum output voltage swing ...
0
votes
0answers
45 views

How to reduce voltage of an SRAM cell in HSPICE?

I have a simple 6T SRAM cell and I would like to reduce its voltage VDD for a short period of time. I expect the cell node Q and QB to flip after pulling the voltage supply to zero or at least to ...
0
votes
1answer
40 views

HSPICE code to cut off supply voltage of a subcircuit

I am trying to cut off the supply voltage "Vcontrol" of a subblock "circuit" for a very short time using a pmos, a nmos transitor and a voltage source. The Hspice code is as follows: ...
0
votes
1answer
117 views

Use Arduino(5V) to switch a 3.3V

I have a HDMI switch that I want to control with an Arduino. It's working by pressing a button to change input signal. The button is NC(Normally Close). By pressing the button you break the 3.3V going ...
1
vote
1answer
35 views

Substrate design in MOS ICs

In CMOS technology, why does the substrate always have to be p doped? When we need a p-channel MOSFET, we generally create an n-well into it and create p source and drain regions. Why does the balance ...
1
vote
1answer
106 views

CMOS inverter delay

Please tell me whether my thoughts on the question below is correct or not. How does the delay of a CMOS inverter decrease when we increase the supply voltage? What I thought was if ...
2
votes
1answer
72 views

Question about logic gate optimization and CMOS implementations

I am struggling with a conceptual question surrounding logic gates and how they're efficiently implemented in CMOS circuits. For example, let's say I want to implement a NAND gate. If I didn't know ...
0
votes
2answers
57 views

MOSFET as a switch. Why does the voltage depend on the gate?

Let's say I have an NMOS, the gate is connected to 5 volts, Vth is 0.7 volts and I want to pass a voltage of 7 using the NMOS as a switch. Can you tell me what will be the voltage at the source? Will ...
0
votes
1answer
43 views

cmos output buffer currents

In a cmos driver what controls the amount of current it can source or sink? Is it the combined RDS on of the internal FETs? When you try to pull a line low I guess there's voltage stored in the ...
0
votes
1answer
36 views

Balancing Rise and fall times at input and output in CMOS Design

How do I make sure that my rise and fall times are balanced between input and output in a CMOS design?
0
votes
2answers
113 views

How do the access transistors in an SRAM cell work?

For example, in the picture above, how do M5 and M6 really work? how can they be turned on by simply asserting WL? wouldn't the transistors turn on or off based on the gate-source voltage? I don't ...
2
votes
3answers
225 views

What is this effect causing a flash on video when a model aircraft collides with the ground?

When recently flying a model airplane with friends, I was recording on a smartphone camera (I believe CMOS, 720p, 120fps), and saw, in one of the videos, a flash that was not visible to the naked eye, ...
0
votes
0answers
22 views

How does this regenerative latch push the circuit into saturation or 0 V

I am looking into this circuit which is a comparator latch. In the above diagram there are 2 gain stages. For the first 1 , a PMOS is used as a load and an NMOS for the second stage. If the ...
0
votes
0answers
21 views

CMOS: Getting time delay and power dissipation of a huge circuit (e.g. multiplier)

Our design project is to build a carry save multiplier in CMOS. We already have the spice netlist and layout. Problem is, we are also asked to get the timing delays such as the propagation delay ...
0
votes
0answers
50 views

Common drain CMOS single stage amplifier with current bias with positive and negative rail analysis

I was presented with a classical problem where i am asked to evaluate the output of this circuit when VIN = 0 and then 5 volts. The NMOS will be off as long as Vgs is less than Vtn. The NMOS will ...
1
vote
3answers
102 views

Is inverting the output of a CMOS network a bad practice?

I am an Electronics & Comm. Engg. 3rd yr. student and we are learning CMOS logic for the first time this semester under the subject VLSI design. While designing for the logic equation: \$Y= A + ...
0
votes
1answer
47 views

Operation of this CMOS Logic

I found this CMOS circuit in my textbook. It says that when input voltage is 0V, the output voltage is 0V, and IDN and IDP are both zero. I think that the output voltage is 0V due to some form of ...
0
votes
0answers
34 views

why resistance of n-channel transistor in series is less than p-channel transistor?

why series n-channel transistor resistance is less than the p-channel transistor? how n-channel transistor are faster than the p-channel transistor? why additive "on" resistance of series transistors ...
0
votes
2answers
87 views

TTL to CMOS Different Supply voltages

I am designing a circuit using a CD4011 Nand Gate 5 volt Vcc and a CD4555 using a 15 volt vcc. Will the Nand gate High output have enough voltage to drive the input of the CD4555 to a High Output? ...
0
votes
1answer
40 views

Combining CMOS and TTL logic

I have a bunch of 74LS383 (TTL octal transparent latch with three-state outputs) and MM74C83N (CMOS 4-bit binary full adder) that I would like to connect together. I need to connect the output of the ...
1
vote
2answers
111 views

Effective transconductance of a CMOS inverter

If we have a CMOS inverter operating in its' linear region, what would be the effective trans conductance of the inverter?
0
votes
1answer
72 views

Somewhat broken 74HC00 ic. What happened to it?

I built the following single stepping circuit using a new 74HC00. The inputs for the two unused gates were connected to GND and power decoupled with 0.1uF as close as I could. The circuit appeared ...
0
votes
0answers
52 views

Infrared filter on CMOS single package sensor

I am trying to recognize infrared-reflectors with a CMOS module. The ideal would be to use an IR filter to get rid of everything else and only have the trackers (reflectors) on the picture. I found ...
1
vote
1answer
63 views

Discharge of a load capacitor through a cascode

How will a cascode effect the discharge of the load capacitor? I would expect that the discharge trough the cascade is slower since the cascode has higher output impedance. simulate this ...
0
votes
0answers
32 views

When and who invented and introduced MTCMOS?

This is more of a historical interest question. I was trying to figure out when multithreshold CMOS processes were introduced, which foundry was first, and perhaps who came up with the idea for what ...
2
votes
2answers
206 views

Create a CMOS circuit from a logic function [duplicate]

I have to create a CMOS circuit from the logic function: F= ~A + B (notA or B). I made the truth table but I'm stuck here trying to make the CMOS circuit. Any ideas anyone? Thanks! I know it's the ...
1
vote
1answer
129 views

How can I use a NPN transistors to convert from 3.3v to VCC (3.9-3.0v)

I'm wanting to drive a NeoPixel from a CMOS device. The power for the neopixel is a 4v LiPo battery and will fall from around 3.9v to 3v before it cuts off. I have a few PN2222 NPN transistors, I'm ...
3
votes
2answers
88 views

Implementing logic gates in CMOS

I'm trying to build the below function with CMOS my implementation correct? $$ F = ABC + (\overline{B+C})D $$ I am having trouble with the $$(\overline{B+C})$$ in all of the examples I've seen the ...
0
votes
1answer
115 views

Level-triggered mono-stable multi-vibrator running at 12+ volts.

I need a CMOS (preferably dual) level-triggered mono-stable multi-vibrator that runs at least 12V (better at 15~18VDC), perhaps in the CD4000 family. Everything I have found is edge-triggered only or ...
3
votes
1answer
130 views

CMOS technology, use a NMOS or PMOS as series switch?

A general question regarding switches in CMOS. Have a look at the schematic below (symplified current mirror) There is a input reference current, on/off switch, a PMOS mirror and the resulting ...
4
votes
2answers
329 views

walking ring sine wave generator

simulate this circuit – Schematic created using CircuitLab Here is the low pass I have used. I used the 347 op amp just because it was cheap from a local surplus house. I will get ...
0
votes
3answers
75 views

Simple switching between clocks using oscillator disable pins

I am working on a circuit where I need to use different clock sources. I am using two HCMOS oscillators. Both oscillators have an disable pin. When disabled, the clock output buffer is placed in ...
2
votes
1answer
35 views

Cabling simple sensors 5-20 ft from a uC - tips and gotchas; UTP vs STP cables

The situation: using a simple microcontroller (eg: 5V Arduino Pro Micro) which needs to read a few sensors located about 5 to 20 feet away via cables. (This is a garage/storage area controller). The ...