Tagged Questions
1
vote
1answer
227 views
MOS Capacitance and Performance
I was learning about the advantages and challenges in scaling down MOS transistors. I came across this statement in Wikipedia :
...
0
votes
3answers
1k views
Equal rise time and fall time in CMOS circuits
For the design of digital CMOS circuits, there is a need to ratio the PMOS and NMOS transistors so that the worst case rise time and fall time on the output are equal. Why is this a crucial ...
3
votes
2answers
1k views
Convert fan-in-2 fan-out-3 NAND gates to FO4
This question is about gate delay in VLSI (microchips). (Yes, it is a CMOS)
Every digital chip consists of 2 kinds of elements, Register Logic (trigger or latch stations) and combination logic ...
