Tagged Questions

611 views

In my textbook the gate delays for the n-bit ripple adder is given as $2n$ for $c_n$ bits and $2n-1$ for $s_n-1$ for the circuit as shown below: But, for a 4-bit Carry Look Ahead ...
140 views

What happens to a 32-bit input when a gate will only output 1 bit?

For example, suppose I have a combinational circuit that takes 32 bits as input and outputs 1 bit that is equal to 1 if the 32-bits are equal to 0, and outputs 0 if the 32 bits are anything else. How ...
2k views

I see carry-lookahead adders and ripple-carry adders terms being used often. I have no idea what either means (nor the type of architecture they describe). Can someone please explain what each one ...
311 views

What is the minimum amount of 1bit Full Adders required to implement the equation 4X + 3Y + 13?

Using 1bit FAs and 0/1 constants only, while X(x1,x2,x3) and ...
562 views

How to multiply using gates?

I need to multiply 2 3bit numbers. I tried that: but it does not seem to work. In this example, the output should be 49. so that is that 77?
2k views

Determining the truth table and simplifying logic expressions (full adder)

I've been taking an intro computer architecture class and doing some research of my own, I've found the following exercise: Determine the truth table and simplify the logic expression derived from the ...
563 views

8 bit octal full adder help

I have this project listen below and im not sure where to start maybe someone can give me a few pointers or perhaps point me in the right direction of starting this? Thanks!! Input: A, B = octal ...
440 views

How does one use both half and full adders together?

I am trying to teach myself the concept of (half and full) adders from Wikipedia and am a bit confused. Do I need to use both half adders and full adders together for performing multi-bit addition? ...
308 views

At my school we have Synopsis "design_vision" in the computer labs. I don't know how to use any of the features so to me it's just a schematic-drawing tool. Out of curiosity, I hand-coded in Verilog ...