Tagged Questions

info newest frequent votes active unanswered

The fifo tag has no wiki summary.

vote

2answers

143 views

Taking output from FIFO implemented in verilog

I have a big design implemented in Verilog. The design has FIFO as shown in the image below. Due to some reason I have to add a new "Consumer" block shown. The issue is, this block needs all the ...

verilog fifo

asked Jan 17 at 10:06

gpuguy
1417

votes

3answers

228 views

Designing with AC'97 - why does it not have a (FIFO) buffer?

The AC'97 codec seems to dominate the world of digital audio I/O but, what is weird is that it has neither interrupts nor buffers so that it is difficult to interface with a controller, which has ...

audio design interface microblaze fifo

asked Oct 15 '12 at 22:39

Val
1485

votes

2answers

197 views

Does a 250MHz FIFO chip exist?

If I have 8-bit parallel data being clocked out of a chip at 250MHz, is there some way I can buffer it? I only need to store about 1kB. Preferably this would be a FIFO. Does such a fast FIFO exist at ...

memory high-frequency fifo

asked Apr 4 '12 at 21:30

Rocketmagnet
13.6k31453

votes

3answers

459 views

FIFO : doubt in process(clk)

...

vhdl verilog fifo

asked Apr 23 '11 at 7:01

zyxwvu
11114

votes

2answers

3k views

FIFO implementation in VHDL: is read function deleting the element of the FIFO?

...

vhdl fifo

asked Apr 22 '11 at 16:58

zyxwvu
11114

newest fifo questions feed

Tagged Questions

Taking output from FIFO implemented in verilog

Designing with AC'97 - why does it not have a (FIFO) buffer?

Does a 250MHz FIFO chip exist?

FIFO : doubt in process(clk)

FIFO implementation in VHDL: is read function deleting the element of the FIFO?

Related Tags