FIFO (First In, First Out) is one way of managing a buffer for data

learn more… | top users | synonyms

1
vote
2answers
58 views

How can I capture VGA (640x480) frames with RGB565 format from OV7670+FIFO (AL422B)?

I made a platform with LPC1788 (Cortex M3) which had external 8MB NOR flash and external 32MB (16bit) SDRAM. I connected them a CF7670C-V3 (OV7670+AL422B (FIFO)) camera module and I capture QVGA,QQVGA ...
0
votes
0answers
16 views

Single frame grabbing using TFP401 and AL440B

I would like to grab a single frame from HDMI source (DVI). I would like to use TFP401 from Texas Instruments to deserialize DVI and then store each color channel of each pixel from a frame in the ...
-1
votes
2answers
68 views

ov7670 camera module [closed]

I really need some help to figure out whether the ov7670 camera module I bought is with or without FIFO. I bought it from a local market.Can someone please tell me how can I find out whether the ...
1
vote
0answers
137 views

Setup and hold time violation constraints for Xilinx Fifo generator

I have a problem concerning the Xilinx Fifo generator and timing contraints described in the fifo manual. I am using the fifo generator version 9.2 (manual ) to generate a fifo. I would like to ...
0
votes
1answer
148 views

How to interface 1 MSPS ADC with processing module in FPGA?

I have DE1-SoC board which contains 1 MSPS ADC, I am trying to take samples from ADC and process them. ADC Controller clock is 20 MHz and data is available every 16 clock cycles. The module that takes ...
1
vote
1answer
86 views

FIFO in ethernet module

In Ethernet module , why do we need FIFO block before the mac layer ? Can we bypass it ? Thanx in advance
0
votes
2answers
89 views

What is the jitter of an asynchronous FIFO?

I have an asynchronous FIFO (in a Stratix V FPGA) with two asynchronous read and write clocks of the same frequency of 100 MHz. As I understand, asynchronous FIFOs have a two-register ...
1
vote
1answer
115 views

using the clock of FPGA in system generator

I have designed a circuit in system generator. I am using a FIFO at the output. I want to connect the we pin of FIFO to the clock of FPGA, but I do not know how should I do it in System Generator. In ...
1
vote
1answer
111 views

An error in using FIFO block in system generator

I have designed a circuit in System Generator. I want to put a FIFO at the output before out gateway as shown in the below picture When I run it I face to the following error I should connect ...
3
votes
3answers
1k views

Trying to understand FIFO in hardware context

Wikipedia defines the FIFO in electronics as under: FIFOs are commonly used in electronic circuits for buffering and flow control which is from hardware to software. In its hardware form, a ...
1
vote
0answers
86 views

Averlogic fifo experience?

I've got an fpga board that utilizes an averlogic fifo -- AL460. This should be the easiest part in the world to use -- it's basically a huge dual ported fifo with two independent clocks. I was ...
2
votes
0answers
147 views

Send data from FIFO memory module to USB

I have a FIFO module running at 24MHz, producing 1 byte per clock. Then it produces 24MB/s. I need to send this data to PC through USB or Ethernet. How can I achieve this? Doesn't exist some USB ...
5
votes
1answer
2k views

How can I buffer SPI?

I have a board with a device that outputs data over SPI (as slave device) and a microcontroller. The device signals that data is available (24 bits) by setting a certain pin low, around 8000 times ...
0
votes
2answers
273 views

Async FIFO master / slave

Consider an asynchronous FIFO interface (e.g. FT245, FT2232H or comparable). Since there is no clock, how do you decide who deserved to be called master? Or do you call it controller instead?
2
votes
2answers
595 views

FIFO wrfull asserted when FIFO is not full

I have an issue with Altera FIFOs. It seems that the full signal wrfull gets asserted even when the FIFO is not full. My FIFOs are of size 8. The SignalTap traces ...
1
vote
2answers
442 views

Taking output from FIFO implemented in verilog

I have a big design implemented in Verilog. The design has FIFO as shown in the image below. Due to some reason I have to add a new "Consumer" block shown. The issue is, this block needs all the ...
3
votes
3answers
453 views

Designing with AC'97 - why does it not have a (FIFO) buffer?

The AC'97 codec seems to dominate the world of digital audio I/O but, what is weird is that it has neither interrupts nor buffers so that it is difficult to interface with a controller, which has ...
4
votes
2answers
383 views

Does a 250MHz FIFO chip exist?

If I have 8-bit parallel data being clocked out of a chip at 250MHz, is there some way I can buffer it? I only need to store about 1kB. Preferably this would be a FIFO. Does such a fast FIFO exist at ...
0
votes
3answers
719 views

FIFO : doubt in process(clk)

...
-1
votes
2answers
7k views