Consider instead more specific tags, e.g., dram, sram, flash

learn more… | top users | synonyms

0
votes
1answer
15 views

Is a D Type Edge triggered Master Slave flip flop considered a 1bit memory cell?

So in class we talked about how a D-type edge triggered flip flop is considered a 1bit memory cell. I think this is the same for a D-type latch. My question is, since a D-type edge triggered master ...
0
votes
1answer
14 views

Calculating Cpi with Miss Rate

In my assignment I have the following question: The processor has a clock rate of 1 GHZ. The miss rate in the instruction cache is 1.5%. The miss rate in the data cache is 4%. 30% of the instruction ...
0
votes
3answers
18 views

Spatial Locality in Cache - Which addresses are loaded?

I don't understand quite well the concept of spatial locality in cache. I understand that when there is a miss in the cache, not only the specific address we write is loaded into the cache, but also ...
0
votes
0answers
29 views

Interpolate DDR3 timing from DDR3-1600 to DDR3-1866?

This is an interesting math + electrical engineering problem. I have DDR3-2133 memory but it had presets for DDR3-1600 and DDR3-2133 but the fastest my motherboard supports is DDR3-1833. That means I ...
-3
votes
0answers
40 views

Delaying RAM - Memory! [on hold]

I want to delay a signal 20 us by using a RAM memory. The clock frequency is 50 Mhz. So my question are: a) Which is the minimun size for the memory that we need? The memory must be a power of 2. ...
0
votes
1answer
60 views

Why do dual-rank DIMMs have twice the bandwidth of quad-rank DIMMs? [on hold]

I'm looking at the RAM compatibility table for my motherboard: and it shows that dual-rank (DRx4) memory modules can operate at twice the speed of quad-rank (QRx4) memory modules (1600 MT/s vs 800 ...
1
vote
4answers
58 views

Options for semi-permanent memory in a low-energy setting

(Hopefully this will be broad enough to be on-topic.) I'm looking for options to store several megabytes of data over the period of a few weeks in a coin-cell powered application. The data doesn't ...
0
votes
1answer
61 views

Selecting external RAM for an ARM static memory controller

So I'm going through the datasheet for a device by Atmel (AT91SAM) and it shows the followings: This SMC is capable of handling several types of external memory and peripheral devices, such as ...
0
votes
1answer
56 views

Designing Flash Memory to USB Mass Storage bridge

I've been scratching my head at this for a while now. I'm trying to build a device that records audio using a VS1053 encoder IC to some sort of SPI flash memory. I want to be able to download the ...
0
votes
0answers
44 views

Volatile and non-volatile memory for recording + which ARM?

I need to design a device that does audio recording for several minutes. It should be able to keep the data even with a battery removed. Data is sampled @ 96KHz 24bit depth so the MCU is not enough to ...
0
votes
2answers
138 views

RAM compression. Why hasn't it caught on?

I was reading an journal on Hardware Compression of RAM and I was wondering why something like this hasn't become commonly used. Something like this would be really useful to servers or the kid at ...
0
votes
1answer
40 views

Multi-processor memory controller chips

I am trying to find a controller chip for either SRAM or S/DRAM which can properly manage access of the memory from one or more devices (i.e. microprocessors). I have been up and down Google and all I ...
3
votes
4answers
434 views

How can one make an analog voltage memory circuit?

I am looking for a circuit that can, on input, remember a certain voltage and output that voltage indefinitely even after the input has been taken away. The circuit should not change its output until ...
0
votes
1answer
39 views

Microchip 23LC1024 driver for Atmel XMega

Is there driver or any example code available for 23LC1024 SRAM memory implemented with Atmel XMega or mega-series microcontroller?
5
votes
1answer
288 views

Are SR latches suitable to be used as RAM?

I've just recently started to become interested in electrical engineering after a couple years of programming and software development. I've built a 4 bit ALU using a logic gate simulator and now I ...
1
vote
1answer
54 views

MSP430F5438A: How can I see the flash memory content in CCS?

I have to establish a file transfer mode between C# and CCS. To make sure the text files has transferred properly, after sending a file I read it from C# to compare with the origin. I need to look at ...
1
vote
1answer
75 views

Three way set associative cache with LRU replacement

So I am going through a homework exercise, and I am not understanding the solution to the problem. We are given a sequence of memory references and we are to use a three-way set associative cache with ...
1
vote
1answer
67 views

DDR4 routing / spacing guidelines

Where can I find the source of routing guidelines for DDR4. I'm talking about things like DQ to DQS timing, maximum length difference in ps for address and command and maybe maximum parallel run ...
2
votes
3answers
99 views

Looking for 4 bit memory option

I'm building a small and simple 4-bit CPU and I'm looking for an IC to store the program opcodes. I've considered using eeproms although they seem too large for my purpose, being in the kilobyte ...
2
votes
1answer
91 views

EEPROM Write Limit [duplicate]

Just curious as to why do non volatile memories like EEPROM in an AVR have a write limit ? Also is this limit per location/adress in the memory or on the memory as a whole ?
1
vote
1answer
79 views

How does digital patch memory work on an analog synthesizer?

Not an electrical engineer, but kicking around ideas for a polyphonic analog synth with digital memory, a simplified/modernized update of an older all-analog design. I've riffled through some of the ...
3
votes
2answers
176 views

Microcontroller on-chip flash consumption - size matters?

For a given MCU, all other things being equal, does the memory capacity impact the power consumption ? A 512kB flash memory would consume more than a 128kB ?
1
vote
1answer
67 views

MPU accessing busy memory

I didn't know whether to place this question here or on stackoverflow, but I finally decided to post it here. I want to build a simple system that would be able to work with basic peripherals (UART, ...
0
votes
0answers
30 views

Measuring power consumption of cache memories?

Is there any practical method to only measure the power consumption of combined cache memory. I am intereted in measuring the power conumption overhead when replacing blocks, and or filling the cache ...
2
votes
1answer
49 views

Magnetic core memory construction, and proper cores to use

I'm looking to experiment with magnetic core memory. I want to make a small magnetic memory module for use with a micro controller. There is a post on stack exchange itself that gave lots of relevant ...
1
vote
1answer
123 views

Precharging circuits in SRAM

I got to know 4 circuits used for Precharging in SRAM. I have few questions regarding circuits explanation: Diagram (a): Q1: It mentions it as diode-connected NMOS pair. Why? Q2: This burns more ...
2
votes
1answer
155 views

Sense Amplifiers in SRAM

The basic 6T structure used for storing data is same as one used in "Positive Feedback Differential Voltage Sense Amplifier", then how come while the data is stored in SRAM memory cell it doesn't get ...
1
vote
1answer
38 views

Real Time Data Capture System

I would like to build a system which could capture an analogue waveform data in real time. For the basic data acquisition system I can use an ADC to digitise an analogue waveform and store this in a ...
5
votes
1answer
182 views

DDR bus design review

In our last build we had issues with DDR stability in our prototype, simply because of lack of experience with this type of high speed memory connections. We managed to get it working with halving the ...
0
votes
1answer
145 views

Most reliable Flash memory for an embedded Linux system?

What would be the most reliable Flash memory hardware to use for an embedded Linux system? I.e. one that has the least chance of losing data or getting corrupt when the power goes down? The Flash ...
2
votes
0answers
29 views

Memory mapped peripheral on NAND bus

I have an embedded system that is not cost effective to roll a custom PCB therefore my access to certain buses are limited. I had the idea of hooking my FPGA up to the unused NAND port of the system ...
1
vote
1answer
304 views

Is there any tool to read/write EEPROM of STM32L from the host?

I'm using STM32L152RTC6 (link to similar MCU line) with a built-in EEPROM (8k). I wonder if there's any tool that allows me to read/write the EEPROM from the host side, other than programming the MCU ...
0
votes
1answer
51 views

One and Two Byte Wide

Ok can someone explain to me what is considered One Byte Wide or Two Byte Wide? I couldn't find much on it. From what I know 8 bits = 1 byte? So lets say there's 16 bits and it needs to be 2 byte wide ...
1
vote
1answer
239 views

Meaning of control pins: CE, OE, WE

Just understanding some syntax. On my Ram (6116) and Rom (27C64) it has a asserted low CE and OE pins. These I believe are control pins. I'm assuming to use the RAM for example, chip enable (CE) has ...
0
votes
1answer
38 views

Quartus II Memory Read Clock Problem

I used LPM_RAM to store data and made read and write operations. But it seems like placing the data to wrong addresses. Here is screenshots; Wave Result; Memory Block;
3
votes
2answers
491 views

What do hardware address pins do?

I have been delving deep into digital logic and am trying to understand some memory architecture basics. I have started looking at data sheets to get a grasp on some real-world components and noticed ...
0
votes
0answers
96 views

Can I use full-size 64/72 bit DDR2/DDR3 memory module with CycloneV hardware controller of 24 + 24 bits?

I thinking of using Cyclone V FPGA and its hardware memory controller: There is "Cyclone V FPGA Multiport Memory Controller" document from Altera: ...
0
votes
0answers
117 views

Can't read the SPI buffer of a PIC32MX

I have some problems with my SPI communication. Indeed, I have configurated the PIC32 as master, and it communicates with a slave which is a memory. The communication works perfectly. LEGEND : In ...
1
vote
1answer
56 views

How data recovery works in flash memory?

Flash memory is Electronically Erasable Programmable Read Only Memory. In this data is stored by the On or Off state of the transistor. Then How it is possible to recover the data stored in the device ...
0
votes
2answers
62 views

What are the various interfaces used on memory devices

There are various external memory devices for temporary and permanent storage of data. This may have interface as simple as RD/WR signal with data-address bus and chip select with output enable. ...
4
votes
3answers
335 views

Why is L1 cache faster than L2 cache?

I'm trying to understand why certain CPU cache memories are faster than others. When comparing cache memory to something like main memory, there are differences in memory type (SRAM vs DRAM), and ...
1
vote
0answers
84 views

DDR3 interface to Lattice ECP3 FPGA - TDQ

I'm looking at implementing a Lattice ECP3 FPGA with an interface to DDR3. I'm looking at the schematic for the evaluation board: Lattice ECP3-Versa Eval Board User's Guide I am unfamiliar with DDR3 ...
4
votes
2answers
368 views

What do memory configurations like “256Kx18” mean?

This is a beginner question here. When choosing memory ICs, one of the options is the memory size/configurations. I understand the size part, but what does the "16Kx9" mean? It seems the same memory ...
0
votes
1answer
82 views

Do design of a VHDL module as APB Master has any practical difficulty?

I went across VHDL codes for memory architectures, which contains modules designed as AHB masters, AHB slaves, Bridge, and APB slaves. But no APB slaves. Is there is any specific reason for excluding ...
3
votes
3answers
107 views

What sort of a ferrite core will I need to make core memory?

I am building a homebrew computer using core memory. What sort of a ferrite core will I need?
0
votes
2answers
367 views

CPU Cache implementation in VHDL

I have been assigned a project of designing a cache memory with some advanced features (using efficient cache algorithms) and implementing it in VHDL. I know the required theory for carrying out this ...
1
vote
1answer
130 views

Reading RAM externally in a running system by intercepting the memory bus or replacing the RAM chips?

I wonder if it is possible to modify a consumer electronic system (TV, phone, embedded device, etc.) so that it is possible to read and possibly write the contents of its RAM chips while system is ...
1
vote
2answers
155 views

Organization of large memory using memory blocks

I found the following question in a test. I am not looking for an answer to the question per se, but I am having difficulty understanding the part in bold, as explained below. A main memory unit ...
0
votes
2answers
154 views

How to design a Design a 32 x 4 memory using two 16 x 4 RAM chips

I have this task to "Design a 32 x 4 memory using two 16 x 4 chips". But on Google I can't find what a 16 x 4 RAM is. I know the basics of latch, flip-flops, TTL, CMOS etc. But I can't put this ...
0
votes
1answer
416 views

Writing and Reading From FLASH ROM on Nexys 2 Spartan 3-E FPGA

I am a newbie to VHDL and FPGA platform. I have a Nexys-2 Spartan 3E FPGA board which is provided with a 16 MB Flash ROM.I want to preload first 10-20 memory locations of this ROM,each location with ...