PCIe or PCI Express is a high-speed serial computer bus that offers higher speeds and a lower pin count than earlier standards such as PCI that it is designed to replace. Questions should relate to PCIe design issues not general consumer PC / peripheral issues.

learn more… | top users | synonyms

-1
votes
0answers
46 views

Attempting to determine the amount of power a motherboard can handle through the PCI-e slots when using 4+ GPUs [closed]

I am trying to discover the best method of determining the amount of power multiple PCI-e cards use in relation to how much power the motherboard can handle. Also, I need to know what alternatives for ...
-1
votes
0answers
26 views

How do I get a voltage on a PCIe Parallel Port? [migrated]

I'm trying to use a PCIe Parallel port from C++. (http://www.amazon.com/StarTech-com-Express-Profile-Parallel-PEX1PLP/dp/B004G7O2AC) I can't seem to change the status of any of the registeres and my ...
0
votes
1answer
239 views

6-Layer Stackup for PCI express design

I'm pondering over a stackup for a 6-layer board using a couple of PCIe connected ICs. My first idea was to use the following Stackup: Signal GND Power (Multiple power supplies, so it's a split ...
1
vote
2answers
110 views

Can I remove unneeded 2 plugs from PCI-E power cable?

I have a PCI-E PSU power cable and I have two unneeded pins at the end (only need 6 power pins but have 6+2). Can I simply remove the pin where these two wires enter the PSU? I wouldn't think that ...
2
votes
1answer
122 views

PCIe Reference Clock logic level

I have a PCIe reference clock generator chip, ASVMPHC-100.000MHZ-LR (datasheet), but it generates a sinusoidal waveform at 100 MHz with an amplitude of ~750 mV. Should I be running this through a NOT ...
2
votes
1answer
186 views

PCIe Prototyping Backplane

I am trying to interface a TI c6678 8 core DSP evaluation board to a USB camera. The TI chip / board does not have USB, it has 1 SPI, 1 UART, 1 PCIe (2 lanes), and SRIO. The eval board only has an ...
2
votes
2answers
203 views

How do PCI Express Graphics Cards pull power from both the slot and the external 6-pin connector?

A x16 PCI Express slot can deliver 75W for PCI Express Graphics Card. Some graphics card today also use external PCI Express power to increase above this limit, the most basic of these is the 6-pin ...
0
votes
4answers
6k views

How can I power my 6-pin PCI Express card without using an ATX power supply?

One of my older computers has a 365-watt power supply that, for various reasons, cannot be replaced with a new power supply. I would like to upgrade the graphics card in that computer, but all the ...
2
votes
1answer
145 views

FPGA project sanity check, PCIE and video processeing

I have an Altera DE4 education FPGA that I'd like to use for video processing... But the thing doesn't have many ports to work with, and I don't have the funds to purchase any daughter boards. My ...
6
votes
1answer
167 views

Can Thunderbolt be used to power the host device?

Could the Thunderbolt interface be used to provide power to the PCIe host device? In this case, this would be a battery-powered mobile device, connecting to a range of peripherals. Thunderbolt here ...
1
vote
1answer
262 views

PCI-Express on SATA or SATA on PCI-Express damaging?

OK, at first this sounds like an obvious and serious design error. But I'm trying to figure out muxing the SERDES signals on a PCI-Express Mini card, such as WiFi cards in laptops and mSATA cards in ...
3
votes
1answer
2k views

WiFi module says “mini PCI-e format” with “USB host interface” - what does this mean?

The specifications of a WiFi module meant for embedded projects, says -- mini PCIe format Host interface supports USB.2.0 Works with any board with mini PCIe. Not sure about the interplay of mini ...
0
votes
2answers
293 views

Difference between busses

I think I am confusing the difference between some of the of busses, such as IDE, SATA, USB, and PCI. What is the relationship between all four, how are they connected to each other? From what I read ...
2
votes
3answers
806 views

AC coupling on PCIe layout

I'm working on a layout in which two chips connect to each other through a 1x PCIe bus. The two chips are on one board. One of the chips is the Xilinx Spartan6 LX75T so I've been working with the ...
3
votes
1answer
331 views

Low cost PCI Express development board

I'm looking for a low cost (less than $100) board with a PCI Express (x1) interface and with some kind of a programmable CPU that can use that interface. I don't need anything fancy, just something ...
3
votes
1answer
332 views

How can I get touchscreen (HID) data into Windows 7?

We have a hardware design in progress that is taking touch screen inputs and passing them along via I2C to an FPGA. The FPGA translates the I2C data to PCIe. The PCIe passes the touchscreen data to ...
2
votes
3answers
307 views

Guidelines on branching of a PCI express signal

We have 3 PCIe slots on a board, let's call them A, B and C. On this board, slot A will always be populated with a PCIe device, however, among slots B and C, only one of them will be populated. There ...
4
votes
2answers
325 views

PCIe over a short cable

For a new project I need to connect two boards via PCI express. For space reasons a custom cable assembly would be the best solution. But I'm not sure what is the best way to go here. I've seen ...
6
votes
3answers
1k views

What does the “posted” mean in posted PCIE transaction?

What is the etymology of the word "posted" in "posted PCIE transaction"? I've worked with PCIE and I understand the difference between "posted" and "non-posted" PCIE transactions, but I don't ...