RAM is an abbreviation for Random Access Memory. A type of memory in which the information can be accessed from random location.

learn more… | top users | synonyms

0
votes
1answer
19 views

Quartus II Memory Read Clock Problem

I used LPM_RAM to store data and made read and write operations. But it seems like placing the data to wrong addresses. Here is screenshots; Wave Result; Memory Block;
3
votes
2answers
446 views

What do hardware address pins do?

I have been delving deep into digital logic and am trying to understand some memory architecture basics. I have started looking at data sheets to get a grasp on some real-world components and noticed ...
0
votes
1answer
65 views

The difference between storage patterns in RAM or SD cards from EEPROM [closed]

I have used EEPROM to store data in embedded systems. I would like to know about the pattern of RAM and SD cards which were used to store data. Is it that complex in terms of using RAM or SD cards? I ...
0
votes
1answer
41 views

Programming an EPROM using 8085 kit

I need to program an EPROM/EEPROM with the code for an 8085. I do not have a programmer. I can't buy one. But I have access to an 8085 kit. Can I use it to program the EPROM/EEPROM via an interface? ...
0
votes
1answer
71 views

Using smaller ram to make a larger ram unit? [closed]

So far, I figure I need to divide the 2k x 22 RAM's into a 4 parallel connection to get the 3 bits data out, and I assume I'm going to need 3G/2K= 125000 rows of RAM, but I'm not sure out to set up ...
5
votes
3answers
497 views

Flash and RAM : Code Execution

I recently started learning assembly and came to know about linker scripts and other low-level details of hardware programming. I am also teaching myself computer architecture and somewhere along the ...
1
vote
3answers
87 views

Why is MSP430's Stack Poniter(SP) always alligned to even address?

While I was reading through the MSP430's User's guide, I came to know that its stack pointer is alligned to even address. (Read Pg.189 of http://www.ti.com/lit/ug/slau208m/slau208m.pdf) Why is it so ...
3
votes
2answers
108 views

Microcontroller requirements for TFT display

I want to know if I can drive this 320x240 TFT display: http://www.buydisplay.com/download/manual/ER-TFT032-2_Datasheet.pdf Which has this controller built-in with 168KB dedicated RAM: ...
1
vote
1answer
60 views

Combining CPU and RAM on stacked silicon

Xilinx developed a way to combine multiple dies in a single package by using a silicon interposer (I don't know whether they're actually are the first ones to do this). This way, they achieve huge ...
1
vote
1answer
87 views

Reading RAM externally in a running system by intercepting the memory bus or replacing the RAM chips?

I wonder if it is possible to modify a consumer electronic system (TV, phone, embedded device, etc.) so that it is possible to read and possibly write the contents of its RAM chips while system is ...
3
votes
0answers
123 views

FPGA link to external memory

I am trying to use the cellular ram on the Nexys 4 FPGA development board. I am using Xilinx Vivado and would like a Microblaze soft core processor to be able to perform reads and writes. So far I ...
2
votes
2answers
123 views

Allocating more memory Space in controller

Chip: PIC18f26j50 Compiler: C18 My objective is to store values in a table in the RAM memory using structures and feed in the values which are quite large. ...
0
votes
0answers
94 views

Creating a 16*8bit RAM with D flip flops

I need to create a RAM in Proteus Suite. The RAM should have 16 storage spaces each containing 8bits of data (16*8bit RAM) and the output should be a three-state output. I've tried to create one, but ...
2
votes
1answer
97 views

Reducing chip count for an ARM embedded system

It seems like a lot of devices use an ARM SoC + a RAM chip + a flash storage chip. In applications that are very space-constrained, such as ChromeCast dongles, micro drones, or wristbands, it would be ...
1
vote
2answers
120 views

Using open collector as regular 5v output

I'm trying to use the following IC: SN74S289BJ so that the output is 5v when HIGH and ~0v when LOW, however I'm having problems due to the open collector nature of it, as I've written data to a ...
2
votes
2answers
148 views

Simulation of large RAM

I want to test a video IP core that reads a block of memory and writes to it again. The IP core is using the VFBC. My idea for testing was to write a core that looks like the VFBC, but just uses a ...
3
votes
3answers
104 views

Inferring BRAM with unused addresses efficiently

What is a correct way to infer a RAM with some unused higher addresses (using block RAMs)? Using the code below (default values for generics, Xilinx synth and map) I get a RAM sized the same as if ...
0
votes
0answers
46 views

How do microsequencers in CPUs parse data from RAM in the control unit/control store before determining what to do with the bits/voltages?

I have been reading up on machine code, and in many architectures (x86 IA-32, IA-64, AMD K6, ARM v7, ARM v9) and microarchitectures (Intel Core, P6, P5, etc.) machine code is additionally translated ...
2
votes
2answers
116 views

using ram verilog instantiation

I have implemented ram Verilog module. I made its instantiation and read the data from some address .After that I want to write the data to other address. looks that I don`t need to made the ...
-1
votes
1answer
124 views

Motherboard with separate circuitry for PCIe, CPU, RAM etc [closed]

I asked this question on another forum (http://www.tomshardware.com/answers/id-1812014/motherboard-separate-circuitry-pcie-cpu-ram.html) but nobody replied yet so posting it here I am looking for an ...
4
votes
2answers
94 views

Debugging DDR bus issues

We have an SBC board, in the style of the Leopardboard or Beagleboard, that is misbehaving. It's based on the Leopardboard design (TI-DM368 CPU, DDR2 RAM, NAND Flash). Developing software on the ...
0
votes
1answer
112 views

How does a 8 bit register bank hold 8 regsiters of 8 bits each?

In 8051, there are 128 bytes of RAM. Of which, 32 are set aside for registers in the form of banks, 8 registers to each bank. ...
1
vote
4answers
401 views

PIC microcontroller memory limitations

I am trying to program a PIC10f202 using the XC8 compiler to compare the value of a timer to a variable which will be a function of a look-up table. Here is a sample code : ...
0
votes
2answers
70 views

What is the main Computer Memory Addressing Mechanism for Semi-Conductor Memory? [duplicate]

Most semiconductor memory is organized into memory cells or bistable flip-flops, each storing one bit (0 or 1). How exactly are the needed '1's or '0's taken from Memory? What mechanism or algorithm? ...
0
votes
3answers
83 views

How is 'specific' data found and taken from a Semiconductor Memory Source?

In a semiconductor memory chip, each bit of binary data is stored in a tiny circuit called a memory cell consisting of one to several transistors. Volatile type. Suppose an application stored its ...
1
vote
1answer
167 views

Accessing RAM instance from multiple modules in Verilog

I am trying to make a single instance of RAM module accessible in different modules without instantiating it in every module. Since If I instantiate RAM module in each module, there are two more ...
-3
votes
1answer
222 views

SAP-1/8 Bit Computer MAR/RAM [closed]

I am looking to develop my own 8 bit computer with a really basic instruction set. I do not know however what the best IC is to be able to perform this job. Could I utilise an Arduino to act as the ...
2
votes
1answer
519 views

How does the D Flip Flop work and WHY does it hold its value?

I'm trying to grasp and understanding of electronics hopefully to work my way up to building an 8 bit computer. I'm currently digging deeper into Flip Flops, and rather than taking them that they ...
0
votes
3answers
341 views

Inferring Dual-Port Block RAM

I am using a Basys 2 with 72Kbits of dual-port block RAM. I utilized over 100% of slices available and so I want to make sure Xilinx isn't just filling them up with the character map values instead of ...
2
votes
2answers
701 views

the . hex file we burn goes to flash memory or RAM or EEPROM of Atmega8?

The flash memory of atmega8 is 8Kb. Is this the maximum size for the .hex file, or it the max memory which i can allocate to variables in my code? If none of the above is true, than what is memory ...
1
vote
2answers
602 views

Differences, uses, and theory of volatile and nonvolatile memory?

I understand the basics of volatile and nonvolatile memory. Volatile memory requires a constant power supply to retain data whereas non-volatile memory does not require a constant power supply to ...
0
votes
0answers
68 views

How to determine RAM size via datasheet

The name says all: How can I determine the RAM size via the data sheet? Do you multiply the numbers given like: MT48LC32M8A2 – 8 Meg x 8 x 4 banks There is the sheet I am referring to. ...
0
votes
0answers
40 views

Will this RAM bypass interfere with linux's total memory count? [duplicate]

As the patent in this question shows, it may be possible to hijack a computer by bypassing the memory controller. If it's true that it only hijacks part of the RAM at a time, does that mean that it ...
0
votes
1answer
81 views

can an “owner” lock RAM?

I've been reading http://www.ccs.neu.edu/course/com3200/parent/NOTES/DDR.html and it seems to suggest that a closed page cannot be accessed by anything other than the owner, paraphrasing. Is this ...
2
votes
3answers
128 views

Video Controller Design

I'm designing my own computer based on the Zilog Z80. It has 256KiB of static RAM with paging as well as a few megabytes of flash memory. Everything is going along pretty well until * BAM * I hit a ...
0
votes
2answers
113 views

What is the reason of RAM modules conflicts in terms of computer architecture?

What is the reason of such conflicts? I read a book "Computer architecture" by Andrew Tanenbaum, but didn't understand the reasons may cause conflicts with memory with different timings, frequencies.
-6
votes
3answers
145 views

Using a CPU manually [closed]

Ok, I know this may sound dumb but, here is the thing: I recently removed a cpu, ram and hard disk from my 10-ish year old pc. At first, I did that to understand how the pc was built. Now, the next ...
4
votes
1answer
165 views

How large is the address decoder to select an address in RAM? Is the address decoder just a bunch of multiplexers?

I have recently started building simple computing devices using logic gates inside of Minecraft. What I'm trying to build right now is some RAM, and an address decoder for this RAM. I want to build a ...
2
votes
1answer
1k views

How to access RAM for use with an FPGA for high performance computing

I am exploring the idea of using an FPGA for linear algebra. I would like the ability to work on large matrices (> 4 GB). But modern high-end FPGAs have RAM on the order of megabytes. Please describe ...
3
votes
5answers
205 views

Text editing memory management

I'm building a PIC-based text editing 'laptop'. I have an SD card connected to the PIC and am using a keyboard and an LCD screen. My problem is that I want to edit real big files like for example ...
3
votes
1answer
104 views

Finding the value of a capacitance in a dynamic RAM cell? (Digital Electronics)

I had this problem in my digital electronics final. I want to know how to solve this, although I'm going to use different values since I don't remember the exact values from the test.. I'm going to ...
1
vote
1answer
106 views

How do they integrate logic into a DRAM process while manufacturing SDRAM?

When SDRAM is manufactured, how do they integrate logic into the IC while they are using a DRAM process for fabrication? Because SDRAM requires logic to decode its inputs, do the burst ordering, etc. ...
3
votes
2answers
254 views

Is it possible to build DRAM out of discrete transistors and capacitors?

Is it possible to build DRAM out of discrete MOSFET transistors and capacitors?
3
votes
1answer
1k views

Speed difference between SRAM (Static RAM) and DDR3 RAM

This is more of a computing question, but only electronics geeks would know such things. Today's computers use multiple layers of memory in order to work with data quickly. Currently CPU speeds are ...
0
votes
2answers
88 views

Can a disconnected pin on DDR3 SDRAM go undetected?

I was testing some DDR3 SODIMM modules using Memtest86+ on a Lenovo Thinkpad T520. I re-tested a module that I previously marked faulty and it came out fine. So I wonder if it's possible that the ...
3
votes
2answers
213 views

Sorting of data from instructions ( ARM I-cache and D-cache )

Some ARM cores like the ARM9 family of cores have a Harvard Architecture, at least at the cache level. That is they access two seperate caches, an I-cache for instructions and a D-cache for data ( ...
4
votes
3answers
223 views

How big variables are stored in RAM memory?

I've just made a simple RAM memory in Minecraft (with redstone), with 4 bits for the address and 4 bits stored in each cell. Our next goal is to store different kinds of variables in it and to process ...
2
votes
2answers
152 views

Watchdog Signature in Flash memory or RAM?

We used to use Watchdog signatures in our control applications. Basically we used to allocate a reserved memory in RAM(uninitialized) and used to store the watchdog signatures. On power on, the ...
0
votes
1answer
770 views

How much power does DDR3 RAM draw when unused?

I have a RAM-using application that would occasionally find extra RAM helpful, and can afford the extra hardware, but has a tight power budget. Thus, I would include the extra RAM only if this ...
5
votes
4answers
531 views

SDRAM advantages

As of RAM technologies (the basic ones) is concerned, I consider the initial classification (based on the storage) as SRAM: The basic entity for storage (each cell) is the flip-flop (comprised of ...