RAM is an abbreviation for Random Access Memory. A type of memory in which the information can be accessed from random location.

learn more… | top users | synonyms

2
votes
0answers
45 views

VHDL How to Design a Screen (Frame) Buffer

I am trying to use a screen buffer to store, change and output the bits of a video data to the DVI transmit interface. I am using Altera Cyclone III development kit. I will be using 1440x900@60Hz ...
-2
votes
0answers
24 views

RAM compatibility [closed]

I just purchased a Lenovo laptop and I need to expand the RAM. It currently has one stick of ram in it a 4GB DDR3 PC3-12800 Unbuffered NON-ECC 1.35V 1024Meg x 64 by SK Hynix and is capable of having a ...
0
votes
1answer
66 views

Where to put Bootloader Key in Ram, what address is the last ram address?

I am programming a CDC Bootloader. What I want to do is to run the program, from there write a bootloader key to the ram at a specific address and watchdog reset the MCU. The Bootloader reads exactly ...
1
vote
1answer
58 views

Random Access Memory Modelling in Verilog

Is there a better/alternative way of modelling RAM Memory in Verilog other than declaring it as an array of registers? Most of the sources I referred to have memories coded in the following manner. ...
1
vote
1answer
60 views

RAM memory modelling in Verilog

I am trying to model a 0.125GB RAM memory in Verilog using ModelSim of width 512 bit using memory chips of width 32 bit. So I have created a 32 * \$\2^{18}\$ memory array whose code is as follows: ...
1
vote
0answers
40 views

Creating Serial Pressence Detect data from discrete DDR RAM datasheet

I have a board that has soldered discrete DDR RAM chips. The datasheet for the DDR RAM chips is available to me. The DDR memory controller is programmed manually using pre-calculated values. I have ...
1
vote
3answers
215 views

Building larger ram from smaller ram

Using two 74F189 parts, implement 16x8 bit RAM circuit. Using two 74F189 parts and decoder, implement 32x4 bit RAM circuit. Using four 74F189 parts and decoder, implement 32x8 bit RAM circuit. Not ...
0
votes
2answers
65 views

IC for 4 Kbytes of RAM [closed]

Is there a Memory IC for 4Kbytes of RAM? I'm trying to make a schematic capture in Proteus and I need a Memory IC for 4Kbytes of RAM, I've searched throughout the library and I can't find one, tried ...
0
votes
2answers
55 views

Role of the MMU in a Page Fault Swap

When a virtual memory address outside the range of loaded into physical RAM is referenced and a page fault occurs, does the Memory Management Unit rely on DMA (Direct Memory Access) to swap the ...
0
votes
1answer
75 views

How do you store A or B in a RAM of a CPU datapath?

I have an assignment to make a CPU, but am confused with how f_left and f_right are going to be used. I think they are to store ...
2
votes
1answer
348 views

MSP430 RAM protection

I'm looking at the user guide for the MSP430x5xx family. It says there in section 9.1 that: ...
0
votes
3answers
83 views

How big is a single RAM cell?

I am studying on my own how the PC works and I can't understand one thing. A 32 or 64 bit processor differs for its ability to allocate 2 ^ 32 or 2 ^ 64 addresses for the cells of the RAM. What I do ...
0
votes
0answers
25 views

MAR /MBR / MUX Device

How can I modify this circuit to permit loading of the MBR from either the hex keyboard or from memory. As it is, the circuit can only load the MBR from user input.
1
vote
1answer
62 views

RAM and data copying/moving

I was wondering about the copying/moving of data in RAM and I couldn't help but thing about the possibility of having the RAM process basic memory operations such as copying/moving of memory, if ...
0
votes
2answers
107 views

Buffer management for SD card in SPI mode

I'm looking into implementing storage of large audio files onto an SD card. I'll be using SPI to access the card to avoid any patents by the SD card mafia. I'll be generating a lot of data, about ...
3
votes
2answers
146 views

FPGA RAM / SRAM in VHDL

Today I ran out of gates on my Xylinx Spartan 3 (Basys2 by Digilent) FPGA. This was not a surprise to me as I had implemented an 8 bit x 2048 array for use as an FIFO buffer. Code: ...
0
votes
3answers
111 views

If I pull the power on my computer and IMMEDIATELY restart it without booting OS, will RAM contents be preserved?

I have DDR3 RAM in my computer. My computer is frozen and I have important unsaved work open. I've already dealt with the problem of how to recover and read the contents of RAM. I just need to be able ...
0
votes
2answers
75 views

Can a computer and its RAM function properly if the temperature of the RAM has been significantly reduced?

This may be in the wrong section so if it is I apologize. I'm trying to significantly reduce the temperature of my computer's RAM so I can preserve it's contents during a PC reboot. I read about the ...
0
votes
0answers
44 views

Battery backed RAM for access by the OS

I apologize if this is the wrong place to ask this (just let me know where to go, if that's the case). I want to know if anyone has an idea how to set up battery backed RAM, like in an old S/NES ...
2
votes
1answer
38 views

Optimum aspect ratio for storing data in Block RAMs

I am working on Xilinx virtex 4 FPGA. I want to store some filter coefficients in Block RAMs. Specifically, I have many sets of filter, each set having 64 coefficient, each coefficient is of 18 bits. ...
0
votes
2answers
84 views

RAM/Latch Type IC

I was looking to find an IC (particularly in the 7400 series) that could act as a very simple RAM device, like a flip-flop or something. I came across 74hc373, but I'm not sure this is what I'm ...
4
votes
1answer
162 views

Look up tables, Flash or SRAM?

A STM32F4 platform is used, which has 192kBytes SRAM, which is sufficient for me. I am trying to build a look up table. The LUT will be used in calculation several times. And I want to put it in SRAM ...
2
votes
1answer
51 views

Setting up data prior to a rising edge - what's best practice?

I'm a newbie, playing around with a very simple single port block RAM (on an FPGA actually). Its 'read'-timing is standard stuff - i) An address on the RAM input gets latched on a first rising clock ...
2
votes
2answers
418 views

How does DDR SDRAM work?

The figure is about how DDR SDRAM and DDR SDRAM2 works. After taking some time searching, I still cannot understand the figure. Can anyone please help me understand it? In this case, is the ...
0
votes
1answer
49 views

Quartus II Memory Read Clock Problem

I used LPM_RAM to store data and made read and write operations. But it seems like placing the data to wrong addresses. Here is screenshots; Wave Result; Memory Block;
3
votes
2answers
511 views

What do hardware address pins do?

I have been delving deep into digital logic and am trying to understand some memory architecture basics. I have started looking at data sheets to get a grasp on some real-world components and noticed ...
0
votes
1answer
251 views

The difference between storage patterns in RAM or SD cards from EEPROM [closed]

I have used EEPROM to store data in embedded systems. I would like to know about the pattern of RAM and SD cards which were used to store data. Is it that complex in terms of using RAM or SD cards? I ...
0
votes
1answer
109 views

Programming an EPROM using 8085 kit

I need to program an EPROM/EEPROM with the code for an 8085. I do not have a programmer. I can't buy one. But I have access to an 8085 kit. Can I use it to program the EPROM/EEPROM via an interface? ...
0
votes
1answer
111 views

Using smaller ram to make a larger ram unit? [closed]

So far, I figure I need to divide the 2k x 22 RAM's into a 4 parallel connection to get the 3 bits data out, and I assume I'm going to need 3G/2K= 125000 rows of RAM, but I'm not sure out to set up ...
5
votes
3answers
960 views

Flash and RAM : Code Execution

I recently started learning assembly and came to know about linker scripts and other low-level details of hardware programming. I am also teaching myself computer architecture and somewhere along the ...
1
vote
3answers
238 views

Why is MSP430's Stack Poniter(SP) always alligned to even address?

While I was reading through the MSP430's User's guide, I came to know that its stack pointer is alligned to even address. (Read Pg.189 of http://www.ti.com/lit/ug/slau208m/slau208m.pdf) Why is it so ...
3
votes
2answers
318 views

Microcontroller requirements for TFT display

I want to know if I can drive this 320x240 TFT display: http://www.buydisplay.com/download/manual/ER-TFT032-2_Datasheet.pdf Which has this controller built-in with 168KB dedicated RAM: ...
1
vote
1answer
102 views

Combining CPU and RAM on stacked silicon

Xilinx developed a way to combine multiple dies in a single package by using a silicon interposer (I don't know whether they're actually are the first ones to do this). This way, they achieve huge ...
1
vote
1answer
156 views

Reading RAM externally in a running system by intercepting the memory bus or replacing the RAM chips?

I wonder if it is possible to modify a consumer electronic system (TV, phone, embedded device, etc.) so that it is possible to read and possibly write the contents of its RAM chips while system is ...
3
votes
0answers
309 views

FPGA link to external memory

I am trying to use the cellular ram on the Nexys 4 FPGA development board. I am using Xilinx Vivado and would like a Microblaze soft core processor to be able to perform reads and writes. So far I ...
2
votes
2answers
233 views

Allocating more memory Space in controller

Chip: PIC18f26j50 Compiler: C18 My objective is to store values in a table in the RAM memory using structures and feed in the values which are quite large. ...
0
votes
0answers
170 views

Creating a 16*8bit RAM with D flip flops

I need to create a RAM in Proteus Suite. The RAM should have 16 storage spaces each containing 8bits of data (16*8bit RAM) and the output should be a three-state output. I've tried to create one, but ...
2
votes
1answer
157 views

Reducing chip count for an ARM embedded system

It seems like a lot of devices use an ARM SoC + a RAM chip + a flash storage chip. In applications that are very space-constrained, such as ChromeCast dongles, micro drones, or wristbands, it would be ...
1
vote
2answers
195 views

Using open collector as regular 5v output

I'm trying to use the following IC: SN74S289BJ so that the output is 5v when HIGH and ~0v when LOW, however I'm having problems due to the open collector nature of it, as I've written data to a ...
2
votes
2answers
415 views

Simulation of large RAM

I want to test a video IP core that reads a block of memory and writes to it again. The IP core is using the VFBC. My idea for testing was to write a core that looks like the VFBC, but just uses a ...
3
votes
3answers
186 views

Inferring BRAM with unused addresses efficiently

What is a correct way to infer a RAM with some unused higher addresses (using block RAMs)? Using the code below (default values for generics, Xilinx synth and map) I get a RAM sized the same as if ...
0
votes
1answer
82 views

How do microsequencers in CPUs parse data from RAM in the control unit/control store before determining what to do with the bits/voltages?

I have been reading up on machine code, and in many architectures (x86 IA-32, IA-64, AMD K6, ARM v7, ARM v9) and microarchitectures (Intel Core, P6, P5, etc.) machine code is additionally translated ...
2
votes
2answers
180 views

using ram verilog instantiation

I have implemented ram Verilog module. I made its instantiation and read the data from some address .After that I want to write the data to other address. looks that I don`t need to made the ...
-1
votes
1answer
194 views

Motherboard with separate circuitry for PCIe, CPU, RAM etc [closed]

I asked this question on another forum (http://www.tomshardware.com/answers/id-1812014/motherboard-separate-circuitry-pcie-cpu-ram.html) but nobody replied yet so posting it here I am looking for an ...
4
votes
2answers
151 views

Debugging DDR bus issues

We have an SBC board, in the style of the Leopardboard or Beagleboard, that is misbehaving. It's based on the Leopardboard design (TI-DM368 CPU, DDR2 RAM, NAND Flash). Developing software on the ...
0
votes
1answer
152 views

How does a 8 bit register bank hold 8 regsiters of 8 bits each?

In 8051, there are 128 bytes of RAM. Of which, 32 are set aside for registers in the form of banks, 8 registers to each bank. ...
1
vote
4answers
701 views

PIC microcontroller memory limitations

I am trying to program a PIC10f202 using the XC8 compiler to compare the value of a timer to a variable which will be a function of a look-up table. Here is a sample code : ...
0
votes
2answers
104 views

What is the main Computer Memory Addressing Mechanism for Semi-Conductor Memory? [duplicate]

Most semiconductor memory is organized into memory cells or bistable flip-flops, each storing one bit (0 or 1). How exactly are the needed '1's or '0's taken from Memory? What mechanism or algorithm? ...
0
votes
3answers
89 views

How is 'specific' data found and taken from a Semiconductor Memory Source?

In a semiconductor memory chip, each bit of binary data is stored in a tiny circuit called a memory cell consisting of one to several transistors. Volatile type. Suppose an application stored its ...
1
vote
1answer
280 views

Accessing RAM instance from multiple modules in Verilog

I am trying to make a single instance of RAM module accessible in different modules without instantiating it in every module. Since If I instantiate RAM module in each module, there are two more ...