In a typical ASIC design cycle, how much time is taken by an EDA tool to complete the routing? Assume a fairly complex chip (like the Ivy Bridge). I've heard the entire chip design cycle is typically ...
Background I'm working on a fairly dense mixed PTH/SMD (plated through hole / surface mount) component PCB design. I'm using Eagle CAD for it for the schematic capture / layout and I'm using the ...