Tagged Questions
1
vote
2answers
118 views
Routing of an ASIC chip - time taken?
In a typical ASIC design cycle, how much time is taken by an EDA tool to complete the routing?
Assume a fairly complex chip (like the Ivy Bridge). I've heard the entire chip design cycle is typically ...
1
vote
5answers
2k views
PCB (Auto-)Routability
Background
I'm working on a fairly dense mixed PTH/SMD (plated through hole / surface mount) component PCB design. I'm using Eagle CAD for it for the schematic capture / layout and I'm using the ...
