SDRAM stands for synchronous dynamic random access memory. Being synchronous it relies on a seperate clock signal for moving commands and data to/from the device.

learn more… | top users | synonyms

0
votes
0answers
39 views

Close Vias cause a Signal problem on high speeds?

I have designed a 4-layer board (signal + GND + PWR + signal). Have an SDRAM (using it about 80MHz). My stack up is: ...
4
votes
2answers
335 views

What do memory configurations like “256Kx18” mean?

This is a beginner question here. When choosing memory ICs, one of the options is the memory size/configurations. I understand the size part, but what does the "16Kx9" mean? It seems the same memory ...
1
vote
2answers
109 views

Organization of large memory using memory blocks

I found the following question in a test. I am not looking for an answer to the question per se, but I am having difficulty understanding the part in bold, as explained below. A main memory unit ...
2
votes
0answers
88 views

How to implement memory mapped IO

I am describing a system in VHDL. This system already contains a processor, a DDR SDRAM controller and a VGA controller. VGA reads pixels from SDRAM (already validated and proven in FPGA). Although ...
1
vote
2answers
57 views

SDRAM initialization

I've been trying to study how the ARM bootloader works, but initialization of SDRAM is still somewhat a mystery to me. For example AT91 Bootstrap uses following function for initialization. I think I ...
2
votes
2answers
201 views

SDRAM problem with LPC1788

This is my PCB layout: My problem is: When i tried to Access SDRam with my example code (Memory test Code) everything seems ok. All the SDRam Data changes what i need. But when i tried to Access ...
4
votes
1answer
332 views

Choosing a SDRAM pcb layout

I'm working on a project with the quite new STM32F429 in LQFP208 package. I need to solder the first couple of prototype by myself for low budget reason. I choose this package so I could check myself ...
2
votes
0answers
62 views

SDRAM Edge Rates

I've found older SDRAM sources with lower speed grades (133Mhz) are getting more difficult to find, while the higher speed grades (166Mhz+) are more readily available. Not being a memory expert, I'm ...
0
votes
0answers
30 views

How to chose a compatible, drop-in replacement for a TSOPII-54 SDRAM module with more space?

I have a device that uses a PSC (Powerchip) A2V64S40CTP-G7 TSOPII-54 SDRAM chip. It's a 64MBit (8MB) RAM module. I'd like to put a larger chip in that device, and what I need to wrap my head around, ...
0
votes
0answers
35 views

Memory technology survey?

I did a comparison on what I could find about access times for different memory systems, could you please say if these numbers are approimately correct (I use an Altera DE2 FPGA)? SDRAM: Slower that ...
1
vote
0answers
41 views

SDRAM timing requirements

I am interfacing a Micron MT48H16M32LFCM-75 SDRAM with an Atmel AT91SAM9G20 and I need to verify on paper (as far as possible), that the timing specifications between those two devices are compatible. ...
3
votes
2answers
137 views

How does SDRAM refresh interact with ECC

I'm trying to understand how SDRAM hardware works if it also has ECC capability. If a memory system has ECC capability it will be able to correct a single bit error in a block of memory and detect, ...
0
votes
2answers
268 views

How DDR2 SDRAM works?

I have the Xilinx Spartan-3AN Starter Kit and I need to use the on board DDR2 SDRAM (MT47H32M16CC-XX). Until now I only used Static RAM and this type of memory is new for me. Can someone explain me ...
0
votes
1answer
82 views

Do I have to equate clock and Data Bus propagation delay for Transmission Lines?

My question is about SDRAM timings for clock and DataBUS. Som designer advice that clock pin has to be the shortest one. Data Bus may be longer than these because of the some problems. But clock trace ...
3
votes
5answers
833 views

How can 8-bit processor support more than 256 bytes of RAM?

If a 32 bit processor can handle 4GB of RAM(aproximately), why do my arduino mega 2560 has 8kB of SRAM, if being a 8-bit processor allows it to handle just 256 bytes?, or am i reading this next page ...
2
votes
3answers
723 views

Interfacing with RAM from a PC, e.g. SDRAM / DDR, to a microcontroller

I'm looking into interfacing standard PC form-factor SDRAM or DDR sticks to a microcontroller, but I can't find any definitive details on how they work in terms of how the bus works. I guess it's ...
7
votes
1answer
117 views

What is lead-in termination?

This term is mentioned in the Micron Application Note: Hardware Tips for Point-to-Point System Design on page 10 (...For signals with lead-in termination...), however I've been struggling to find out ...
5
votes
2answers
851 views

Why not SRAM for FPGA in image processing?

I'm beginning with VHDL coding and I've done some basic image processing on my development board. I've noticed that most FPGA development boards often use DRAM (SDRAM, DDRAM) as RAM. For example, I'm ...
1
vote
1answer
134 views

SDRAM on opposite side of board with respect to uC

Just a quick question. Is it advised against to place a high speed memory device on the opposite side of the PCB with respect to the microcontroller? And if it is ill advised, how is it possible to ...
3
votes
1answer
133 views

Memory interface for video output

I am designing a system where a DSP (like the TMS320VC5501) processes some video data and outputs it to a PSP screen (the ones sold on sparkfun). The issue I'm having here is designing the video ...
1
vote
1answer
106 views

How do they integrate logic into a DRAM process while manufacturing SDRAM?

When SDRAM is manufactured, how do they integrate logic into the IC while they are using a DRAM process for fabrication? Because SDRAM requires logic to decode its inputs, do the burst ordering, etc. ...
4
votes
2answers
151 views

SDRAM chip selection

I need to buffer 1.5Gb/s of video data through SDRAM, which works out to be 3Gb/s total in and out combined. This is my thinking so far: Write/read burst length is set to max (16 clock cycles), and ...
0
votes
2answers
88 views

Can a disconnected pin on DDR3 SDRAM go undetected?

I was testing some DDR3 SODIMM modules using Memtest86+ on a Lenovo Thinkpad T520. I re-tested a module that I previously marked faulty and it came out fine. So I wonder if it's possible that the ...
8
votes
1answer
372 views

SDRAM initialization issue (Freescale iMX31)

I'm trying to modify an existing init sequence (low level init of SDRAM) to accommodate a change in hardware configuration: an existing SDRAM on my iMX31 was replaced with a different size, otherwise ...
5
votes
4answers
527 views

SDRAM advantages

As of RAM technologies (the basic ones) is concerned, I consider the initial classification (based on the storage) as SRAM: The basic entity for storage (each cell) is the flip-flop (comprised of ...
5
votes
3answers
1k views

How does random memory access of RAM work?

HDD works in a partly sequential manner. However, RAM is known for random memory access, allowing equal speed of memory access for every location at every time. So, what makes RAM so special? How ...
0
votes
1answer
111 views

Sampling 133MHz bus with OWLS Logic Analyser

The OWLS specs state that it can operate in two sampling modes: 200Msps captures up to 100MHz waveforms on 16 channels 100Msps captures up to 50MHz waveforms on 32 channels Does this mean that ...
15
votes
2answers
2k views

Termination resistors: are they needed?

For a project I'm designing, I'm using an IS42s32800 (TSOP) SDRAM with an LPC1788 (QFP) microcontroller. On the PCB I have 4 layers with a ground plane right below the top signal layer and a VDD plane ...
3
votes
3answers
450 views

Memory (RAM) of computers after shut down

After computer shuts down, is it possible to retrieve data in RAM? I heard that police was able to do that... so I felt that was somehow weird..
7
votes
1answer
406 views

Freezing DRAM for forensics (coldboot)

I've known about the coldboot trick for a while, but have never really considered the physics behind it. I've read the paper, but it doesn't really cover why it works. How does physically cooling a ...
3
votes
3answers
2k views

What is pseudo-open-drain-logic?

DDR4 reportedly uses something called pseudo-open-drain-logic or PODL. How does it work?
10
votes
3answers
821 views

SDRAM Prototype vs Production Woes

I have a design using an LPC1788 together with a SDRAM module from ISSI (IS42S32800D). This is a 32bit interface. I have routed this design out and had a prototype made with a PCB manufacturer that ...
3
votes
0answers
117 views

Expand RAM and flash on LPC2294

I have a project in mind. I want to buy an LPC2294 microcontroller, SDRAM IC, and flash IC (those IC's haven't yet been defined). What I want to do is connect those ICs to the microcontroller in order ...
4
votes
1answer
366 views

What are these pull ups for on this SDRAM?

Apologies for all these questions about SDRAM, but I want to get this next board run right. I have an LPC1788 processor with an external memory controller I am interfacing with SDRAM. There is no ...
2
votes
1answer
317 views

Interface Mobile SDRAM (1.8V) with 3.3V SDRAM controller

I am looking for a 256Mbit SDRAM module in BGA format, to buy in units of 1000. However the cost for these modules are extremely high for packages using a 32bit bus in standard 3.3V voltages, however ...
3
votes
3answers
1k views

SDRAM issue - LPC1788

I have been using an NXP LPC1788 dev board which I have developed my application on (.NET Microframework Cortex-M3 Port). Everything was well and good on this board, I had no issues with RAM or ...
5
votes
1answer
541 views

Using SDRAM with a MC68000

I'm currently working on developing myself a computer based on the Motorola 68000 CPU and am currently working on the RAM interface. Since I want a basic multitasking OS, I want to use 1 MB of RAM. ...
3
votes
1answer
1k views

Expose SDRAM as a USB 3 mass storage device

Challenge: Build a device that can host one or more SDRAMs (e.g DDR2, DDR3) and expose them as a USB 3 (slave) mass storage device. Goal: Allow a USB 3 host to mount the device and allow near ...
3
votes
5answers
967 views

The precise reason why DRAM is slower to write than to read?

I just want to make sure I have my facts straight. In the olden days when I was a teenager and the Internet was unknown outside of academia, I recall learning (I wasn't taught this per se) that ...
2
votes
3answers
996 views

I know why DRAM is slower to write than to read, but why is the L1 & L2 cache RAM slower to write?

DRAM is slower to write than read because it takes time to either charge or discharge a DRAM memory cell. But what about the SRAM in my processor's L1 and L2 caches? It's slower to write as well but ...
3
votes
1answer
294 views

Do DDR2 chips and controllers have on-die termination?

I am going to try to interface a low-speed 8-bit DDR2 chip with an FPGA, and I've got some questions crucial to make it work: Is that correct that there is on-die termination on both DDR2 memory and ...