About tools to simulate circuits. Specify the tool used.

learn more… | top users | synonyms

0
votes
0answers
17 views

Convergence problem in pspice but not in ltspice

I am trying to simulate a circuit in LTSPICE and it simulates without any convergence problems. However when I copy the netlist into pspice and try it simulate it I get strange results. It keeps ...
-1
votes
1answer
37 views

Clipping circuit simulation producing unexpected result

I am playing around with a clipping circuit to protect a adc on my microcontroller. I beleive the following will work, but when I simulated the circuit I saw something funky. Any ideas on why adding ...
0
votes
0answers
8 views

how to make parameters as input port in Matlab?

I want to calculate BER in a communication system in Matlab simulink. I have used from "error rate calculation block", which accepts the transmitted and received signals as inputs and the output is ...
0
votes
1answer
22 views

Microstrip lenght problem

I'm simulating a single microstrip half-wave resonator (1.8 GHz) in Sonnet and using ADS LineCalc tool for calculating the microstrip length but I'm getting a wrong number. Substrate parameters ...
1
vote
2answers
63 views

Using iSim to simulate 16-bit CLA schematic on Xilinx, all inputs and outputs on the waveform are 'X'. How can I debug?

I'm building a sixteen bit Carry Lookahead Adder for my EE class. I'm definitely a noob to all this so bear with me, however I've been googling for a WHILE and haven't found any answers. Here is the ...
0
votes
0answers
10 views

For a given design, are same vectors used for functional (RTL) as well as gate level (with delays values) simulation?

The difference between RTL and gate level simulation is that the the gate level synthesis uses a fitted netlist together with the delay values for paths and cells. However, the interface is the same ...
0
votes
0answers
31 views

How can I experimentally determine the breakdown voltage of air using FEMM simulations

I have setup a rod-plane gap scenario in FEMM as shown here: and here:. I understand that the breakdown voltage of air is 3kV/mm and therefore have set my conductor to be at 4kV for the simulation. ...
0
votes
2answers
66 views

Cadence pSpice weird simulation results

I made two simulations of real opamp and ideal opamp, why are results so different if other params are the same? Model I took from maxim site ...
0
votes
0answers
29 views

HSPICE multithreading problem

I am running a transient analysis on a large-sized analog circuit. To speed up the simulation and to conduct experiments I would like to invoke multithreading or the HSPICE Precision Parallel ...
-2
votes
1answer
72 views

Free online circuit simulator [closed]

Is there some free online circuit simulator where I can see see the electrons fluxing,imitating real-life circuitry?
0
votes
0answers
12 views

Wave Edit option is not working in Questasim

I was working on a project which has a DUT and testbench. After simulation I tried to invert a signal in the design by clicking the wave edit button. But all the option in the wave edit was ...
0
votes
0answers
24 views

Unshielded Twisted Wire Pair Simulation

I created a model of a UTP wire based upon discrete RLCG transmission line model. The model is almost 98% accurate when compared to static measurements i.e. Char. Impedance, Inductance, capacitance. ...
0
votes
1answer
52 views

Since the z-transform of the zero order hold is 1, why bother including it in analysis or simulation?

The z-transform of the zero order hold is 1. So why should it even be considered in the discrete time analysis or simulation of discrete time control systems? ...
0
votes
1answer
44 views

How to run new .meas commands without having to rerun the whole ltspice simulation?

I am trying to analyze a circuits properties over a certain range of component values, e.g. a PWM circuit for various settings of the control pot. For this I create a bunch of ...
0
votes
0answers
9 views

Application of SIMPLIS POP analysis to converters with AC input

Is there any restrictions on switching frequency of the converter? SIMPLIS help says: Converters with AC inputs will only POP under very specific circumstances. These requirements are: ...
1
vote
2answers
48 views

What software can I use to simulate I.B.I.S Models?

I am trying to simulate a switch (TS5A3154) which is made my Texas Instruments but the only models they have available are ones called IBIS Models. Now I have done a little bit of research and ...
0
votes
1answer
43 views

DC Motor inertia voltage drop

following a tutorial on the web I created in LTSpice a DC motor model, but I have a question about the results, the model is: and this is the spice netlist: ...
0
votes
0answers
31 views

How to plot curves in ngspice with proper x and y-axis parameters

We are currently being introduced in our class to ngspice and I have this homework that asks us to graph the Ic versus Vce curves of a common emitter amplifier for different values of Vbe. The circuit ...
2
votes
1answer
53 views

Signals not showing in Vivado simulation

I have the below Verilog code and simulation where I want to view the signals and compare the clocks for each of them. ...
0
votes
0answers
22 views

CST 3-D FDTD simulation

I am working on FDTD simulation of any space. I can work with Matlab and C code for 1D and 2D case but for 3D case it becomes complicated so I want to use CST microwave studio. I want to run simple ...
0
votes
1answer
75 views

Behaviour of DC series motors

I'm having trouble implementing a DC series motor simulation, and I think this is due to the fact that I do not understand the motor behaviour itself. Notice that the mechanical part of the ...
1
vote
1answer
78 views

Kvaser Leaf Light CAN BUS Simulator problems

I'm learning to use this tool Kvaser Leaf Light V2 with CAN-BUS. I'm stuck with some problems. I can read the packets around the CAN-BUS line from the car, I can save it in a text file, but when I ...
3
votes
4answers
278 views

What is the purpose of pre-synthesis simulation?

I have used Verilog to develop RTL representations of synthesizable digital circuits, and have recently been using Verilator to run simulations of these. My understanding of Verilog semantics, ...
0
votes
1answer
40 views

recalculate delay from fsdb file

I came across hsim help menu and I found these two switches pretty interesting. ...
2
votes
1answer
74 views

What's the error in this simulated amplifier circuit?

I have attempted to simulate (using Circuit Simulator) an IC amplifier circuit (the LM386-3) based on the schematic reference manual. Here is the schematic: and here is my simulated version: On ...
9
votes
2answers
207 views

Straight from the datasheet: Is this really a sensible filter circuit?

Cirrus Logic CS42426-CQZ is an audio CODEC that I want to use in a custom USB sound card. You can download the datasheet from there. On page 61, the datasheet has a recommended circuit for each A/D ...
0
votes
0answers
34 views

How to connect a large exisiting code (some simulator) to the AVR Studio Simulator?

Context I am working on a brushless DC motor controller project. And I would like to verify that the interrupt timings make sense in simulation before downloading my code to the board. Challenge ...
0
votes
1answer
50 views

Digital Output Control over ECU discrete inputs

I am looking for a better solution or method for controlling the discrete inputs to an ECU using a simulator and signal conditioning. The discrete input signals from the ECU provide an output of 15V ...
0
votes
0answers
42 views

Edge triggered master slave flip flop with transition gates spice

How can i create the netlist in ng-spice for this circuit? I don't know how to connect the transition gates.Any help?
0
votes
0answers
48 views

Question about an LC oscillator

I saw a previous question about an LC oscillator and I wanted to know how it works. What I figured out is, that the current across R2 is approximately always constant (Q1 base current doesn't drop too ...
1
vote
1answer
75 views

Designing and simulating a common source amplifier circuit

This is the problem: And this is my design for R1 and R2: So, using B2 Spice simulator I made this circuit according to the design: Vin_ and Vout_ are voltmeters. But the problem is that ...
1
vote
1answer
85 views

Why feedback is activating at more than 4V?

In this circuit: I don't get why the current start flowing from more than 4V. I thought was due to threshold, but the same happens with an NPN as M2 or using an BS170. With this last one, ...
0
votes
0answers
45 views

Analog relay in logisim

I am attempting to create a 4PDT relay in logisim to play with mechanical logic circuits. I am not sure if it is possible to simulate the analog connection of the relay, where signal can flow in ...
0
votes
0answers
38 views

How can i model and simulate transformers in PSCAD?

I am trying to model distribution transformer in PSCAD(Power System Computer Aided Design). I have used the direct block that is in PSCAD, but it has limited input parameter. The input parameters are ...
0
votes
0answers
33 views

Channel simulation using convolution

I have to simulate channel noise (cable in my case), I have voltage characteristics of cable with me and I'm using convolution with incoming data to get the amplitude response. I also have forward ...
2
votes
2answers
69 views

What does delta stands for in ModelSIM?

I ran a simulation for a combinational logic circuit with 8 inputs, 4 outputs inside MODELSIM. When I view the simulated waveform everything looks fine, however when I export result to a list file ...
0
votes
3answers
58 views

VHDL: Simulating Delay for ISE UNISIM components

I have extracted VHDL source of my design from Xilinx ISE. It uses UNISIM library to model Look-Up Tables and Flip-Flops and other components. When I simulate my VHDL design (a combinational circuit) ...
1
vote
2answers
206 views

IR2110 LTspice simulation weird behaviour

I am obtaining weird voltage behaviour at the gate of my high side mosfet controlled by IR2110 which is controlled by PWM. PWM configuration: Vinitial = 0 Von = 5v Tdelay = 0 Trise = 7u Tfall = 7u ...
1
vote
1answer
73 views

40% Channel Utilization on 1Mb Satellite

Using the Slide Window technique, consider a satellite channel with: 500 byte frames sends 270 ms delay on send and receive 1 Mbps rate communication protocol is Sliding-windows Ignore the length ...
1
vote
1answer
35 views

Units of area parameter in ngspice

Can anyone tell me what are the units of area parameter used in ngspice?
1
vote
2answers
84 views

Can this gyrator handle high current and/or high voltage?

Since I first got introduce to the Antoniou Inductor while in university, I've always been amazed at it. I've never built or used one, but I am thinking about using it to simulate an inductor for a ...
-1
votes
2answers
102 views

Problem simulating a fixed transconductor with LTSpice

I am simulating a fixed transconductor circuit with LTSpice. When I apply \$1\$V for input voltage, (for DC Sweep) the voltage of collector of \$Q_1\$ has good amplitude (\$30\$mV to \$330\$mV) while ...
1
vote
1answer
82 views

FPGA simulates well and passes timing check but fails in PCB

So you have finished your FPGA design. You have simulated it with an extensive test bench created by a different engineer and it works, event at speed after it has been compiled, placed and routed. ...
1
vote
1answer
37 views

Can I get Simulink blocks from commlib individualy

We were simulating communication with DPCM modulator in school. I saved the Simulink scheme and now I would like to simulate some more situations at home, but my commlib doesn't have the modulator we ...
0
votes
1answer
96 views

How to calculate logic gates power in microwatts in Matlab?

I am designing a logic gates sequential circuit in Matlab2014 Simulink using logic gates and I am giving Pulse and Constant at the input of the circuit but I cannot measure current and voltage at the ...
4
votes
3answers
102 views

What facilities/methods exist to debug and simulate programs for PIC microcontrollers

In the university, even though I did do some PIC programming and project, the project was quite simple. We could always put in a blinking LED as a sign of life into our program or have the code write ...
0
votes
0answers
35 views

Modelling and Simulation with Power Factory 15.1 Problems,help?

Using the Power Factory 15.1, I am currently modelling a electrical power distribution network as a initial goal.The problems is every time i run the load flow analysis the Slack generator always ...
3
votes
1answer
308 views

Help With Simulating Common Collector Amplifier In PSPICE

I have included as much information as possible, so it should just be a matter of pointing out something simple (hopefully). I am trying to model a biasing circuit for a Common Collector BJT ...
0
votes
2answers
73 views

Trouble with CE BJT amplifier

I have the following circuit : It is meant to amplify signals in microvolt range and around 100 MHz. Now in the figure, the transistor is an ideal one. So it works fine and as expected. But as soon ...
0
votes
1answer
31 views

Logism Signal Generator

I am using Logisim and I can not work out how to make sine wave. I have searched on google and can't find out how I can do this.