About tools to simulate circuits. Specify the tool used.

learn more… | top users | synonyms (1)

0
votes
1answer
35 views

Circuit Simulation For Mac [on hold]

I was wondering if anybody is aware of any up and coming circuit simulators for mac? I have a little bit of experience with National Instruments Multisim and I quite like its layout and functionality. ...
0
votes
0answers
37 views

Simulation of a Power Circuit to show energized wires [closed]

Does anybody know of a software that would allow me to simulate a power circuit such that the wires will turn on a color if they have power and no color if no power? It would be awesome as well if it ...
0
votes
1answer
28 views

Nested loops in ngspice

I am having some problems regarding using loops in the control section of ngspice. Specifically in this example: ...
0
votes
1answer
38 views

Tools for simulating software-driven PWM

I want to simulate a software driven PWM. So, I need to program the controller output based on the transient/instantaneous feedback from some part of the circuit in the simulation (i.e. the software ...
0
votes
0answers
60 views

“Unresolved reference to 'countmode1'” , Verilog simulation error

When I want to simulate the following code, I get these errors: ...
1
vote
1answer
48 views

NGSPICE messing up BJT characteristics

I'm trying to obtain BJT characteristics in NGSPICE, but for some reason the plots retrace to origin. ...
0
votes
0answers
10 views

Modifying UDRx registers in the Atmel Studio 6.2 Simulator

I'm currently working on a system which makes use of an Atmega640. In order to aid debugging I'm trying to use the simulator within Atmel Studio to run the code and observe what it does. The problem ...
-1
votes
1answer
23 views

VHDL - Wrong result changing MSB of R2 input

I'm implementing a shifter using a similar strategy of T2 shifter. My implementation is in structural way but I have a problem. My code of Shifter is: ...
2
votes
1answer
27 views

Restricting set of logged signals in GHDL

I have a large VHDL design with hundreds of internal signals. I need to run a simulation of it for a long time in GHDL, and based on a short test run, the resulting VCD dump would be ~50GB for the ...
1
vote
1answer
43 views

How do I understand report published in console tab after simulation in Xlinx?

The report is : Started : "Simulate Behavioral Model". Number of CPUs detected in this system: 2 Turning on mult-threading, number of parallel sub-compilation jobs: 4 ...
1
vote
1answer
28 views

VHDL: What does STD_INPUT and STD_OUTPUT appearing in std.textio mean?

The package contains the following lines: file INPUT: TEXT is in “STD_INPUT”; file OUTPUT: TEXT is out “STD_OUTPUT”; For some reason these remind me of the standard input and output streams from my ...
1
vote
1answer
77 views

How to simulate lossy power line on LTSpice?

I need to add lossy power line in LTSpice model to be able to simulate the signal transmission over this line. This means that I will need two components: 230 VAC power source model asset power ...
1
vote
2answers
74 views

Simulating triodes in LTSpice, Long tail pair phase splitter

I am attempting to simulate a long tail pair phase splitter using two 12AX7 triodes in LTSpice. I tried multiple subcircuit models for the triode, all yielding the same results. I want to know if the ...
-2
votes
1answer
86 views

Attenuation of Input Signal

Schematic Simulation Model The circuit is simple , it includes a 3mA Sine Current source in parallel to a Resistor that converts it to voltage and supplies it to the differential amplifier with ...
0
votes
0answers
22 views

Getting started with CAD simulation

I'm playing around with CAD and drew lady ada's Powerboost 500's schematic, which is a USB battery booster. Typically when designing a booster like that, what sort of simulations/analyses are useful? ...
-1
votes
1answer
56 views

Tips on linking SW and HW simulation.

I am total layman about this topic and I would appreciate experienced users to give me some useful tips and hints. I develop some code for arm cortex m0 which I want to simulate in ...
0
votes
1answer
48 views

Pspice simulation problem

What is a convergence problem? My circuit code is below and when I simulate it is saying that the NMOS transistors MPDA and MPDB are not converging. See the following screenshot: Here's the ...
-1
votes
1answer
30 views

How can module TB trap $fatal from module A

I have an RTL simulation where module TB is the testbench for module A. Module A generates $fatal when it meets some condition it doesnt like. Module TB generates/collects transactions to/from A. Is ...
0
votes
1answer
30 views

Is it possible to have Altium ignore one schematic in a project?

I would like to start using Altium to simulate parts of my schematic, but I would much rather have a separate "simulation schematic" inside the project which should be annotated and compiled ...
0
votes
1answer
56 views

Why does iSim give a different result than hardware

I am working on a MIPS CPU for an FPGA - this is mostly a personal project to understand FPGA's. I have a 5 stage pipeline CPU implementation working correctly when run on iSim, however when I run it ...
0
votes
1answer
77 views

Input Characteristics of MOSFET in triode region?

When a MOSFET is operating in saturation region, i.e. \$V_{GS} > V_{th}\$ and \$V_{DS} ≥ ( V_{GS} – V_{th} )\$, the drain current equation clearly indicates the parabolic relation between the drain ...
0
votes
1answer
68 views

VHDL - Does signal ever get assigned in the same clk cycle?

This is my simulation I'm assigning different values to btnin my testbench ...
-2
votes
2answers
114 views

Proteus ISIS Fast simulation

I want to display my output on 3 seven segment displays, I am doing that by serially switching them on and off. I have taken some help from here : ...
0
votes
0answers
34 views

How to carry out signal integrity simulation with IBIS models

I need to determine if there will be high speed effects on the clock signal. I have not done such a simulation before. I have the IBIS models of the circuit components involved. I think I still need ...
0
votes
1answer
82 views

Simulation error and output voltage drop of DC voltage doubler circuit in Multisim

I have simulated the circuit provided in this link:http://www.circuitdiagram.org/dc-voltage-doubler-multiplier-circuit.html. But, when I simulate the circuit, the output voltage is dropped and I get a ...
0
votes
2answers
51 views

Help in plugging equation in arbritrary current source LTSpice

I cannot plug in the following equation and parameters in arbitrary current source. Any help would very appreciated. ltspice cannot read my parameters..
0
votes
1answer
25 views

How to view voltage graph in simulink

I am trying to simulate Synchronous Buck DC DC converter I have created the circuit now i want to test it to check whether it is giving me the correct output or not , I have tried the same circuit in ...
0
votes
3answers
77 views

How to simulate an 8x4 memory using VHDL?

Why does this code: ...
0
votes
0answers
24 views

Simulate two-port networks in spice

I've been trying to simulate a circuit that includes a two-port network. While I was able to solve my problem using the T-model, I'm curious, how could I simulate a non reciprocal two-port network? I ...
0
votes
2answers
107 views

Can we simulate FPGA board?

As a part of my curriculum, I am required to implement a project on FPGA. However, even the cheapest available boards are out of my reach (blame currency conversion !) and besides, even if I buy one, ...
0
votes
2answers
64 views

How does a negative feedback amplifier reach steady state?

I tried to simulate a negative feedback non-inverting op-amp, and got incorrect results. I ran the following time-stepping code in python: ...
0
votes
0answers
76 views

How to simulate and initialise Block Memory ROM created using Xilinix CORE generator?

I created the ROM correctly using the CORE generator and the correct .coe file. There is supposed to be instruction words inside the memory (32*256). But the data bus out of the memory is always set ...
0
votes
0answers
26 views

EMC simulation using FEKO

I am trying to simulate a lens antenna using feko by illuminating it with a Yagi-Uda antenna radiation pattern. The problem is that the simulation can't be completed because radiation pattern (in ...
4
votes
2answers
109 views

Creating an Integrated Circuit Component in Altium

I am new to PCB designing and I am new to Altium. I want to make a schematic, PCB design and simulate a RF circuit involving a GPS receiver front end IC MAX2769. Altium library does not have this IC. ...
0
votes
0answers
12 views

Falstad circuit simulator not displaying text

I've been trying to run the falstad circuit simulator on firefox on elementary os luna, however I can't seem to view any of the texts, such as for selecting components and such. I can right-click to ...
1
vote
1answer
64 views

Can anyone explain why I get these results in OrCAD?

I am new user of OrCAD , and I have a problem in understanding the voltage shown in the red circle. By logic, the voltage of this point should be: $$3.3 \mathrm V \times \frac{5 \Omega}{5 \Omega + ...
1
vote
1answer
122 views

How to measure input/output impedance of amplifiers in a simulation?

What is the most effective way of measuring the input/output impedance of an amplifier in a simulation? When I know the impedance I want to measure is purely resistive, I usually set up an input ...
0
votes
2answers
169 views

Thyristor voltage regulator with different fireing angle for each period with simulink

First of all I'm really low with EE so please, go easy on me. As home assigment we have to design Thyristor voltage regulator in simulink. It should run for 5 periods with different thyristor fireing ...
0
votes
0answers
37 views

ltspice with large transistor array takes long time to solve

I have been working on a project to create several of the same T Flip-Flops with different components in LTSpice. The first uses the built in dflop object from LTSpice and the xor. I then moved to ...
0
votes
0answers
43 views

Complex system circuit design and simulation

I'm building a solar powered GPS tracking device using an Ieik Mini Nano V3.0 Atmega328p microcontroller board (based on Arduino Nano), Adafruit Fona GSM module, Ublox NEO-6M GPS module. The GPS ...
0
votes
0answers
27 views

PSpice Question (Wrong VAC IDC settings? iPRINT direction? or AC Sweep setting?)

I'm trying to use PSpice simulating this circuit: My drawing and setting are: But I think my result is wrong, which is: Looking at the answer of this question and using Matlab I get: I think ...
3
votes
1answer
89 views

Phasor simulation versus power flow

I have a basic question about the utility of a power-flow study versus a phasor simulation of a network. Here is a description of phasor simulation from the Matlab Simpowersystems manual "If, in a ...
0
votes
0answers
26 views

HSPICE subcircuit design problem

I want to design below circuit in HSPICE , Technique used is GDI . The Code is given below. ...
1
vote
3answers
86 views

Frequency response of a complex circuit

I am interested in finding the impedance as a function of frequency of the \$n^{th}\$ circuit in this series: simulate this circuit – Schematic created using CircuitLab (By request: this ...
0
votes
0answers
23 views

naming/wording of an introduced sub circuit ->interpose model

I have a question in context of of a naming convention. Imagine a schematic of electrical components (a netlist), where I want to change the behavior of one part by cutting the wiring and adding a ...
2
votes
1answer
131 views

Attiny10 not triggering timer overflow interrupt while simulation (Atmel Studio 6)

I have problems simulating the timer overflow in Atmel Studio 6. The code is for an Attiny10 and looks like below. As far as I know I set all the neccessary bits to enable the counter (which works in ...
0
votes
2answers
62 views

Is it possible to simulate hardware of MIPS architecture computer defined using Verilog/VHDL?

I am reading Digital Design and Computer Architecture book and if I will be persistent then I will have MIPS architecture computer at the end, implemented from scratch by me . I wonder is it ...
0
votes
1answer
24 views

How to achieve a block of Z^(-0.5) in Simulink?

I'm doing simulation in Simulink of Matlab, but don't know how to get a Z^(-0.5) cell like this:
0
votes
0answers
63 views

How to get change in position and rotation from gyroscope and accelerometer?

i have a 6-axis accelerometer and gyroscope MPU6050 . i'm using simulink with arduino to read to raw data from the mpu . I intend to measure something that only moves in the X and Z axis. I've heard ...
0
votes
0answers
24 views

Extract dynamic power Xilinx XPower

As i see in text books, Power trace of a design can be extracted using Xilinx Design Suit which show dynamic power vs. time. However trying to use Xilinx XPower and Power Estimator, it only shows ...