Tagged Questions
16
votes
5answers
1k views
In theory, is it possible to make a logic gate that uses zero current?
CMOS greatly reduces the current draw of ICs because one of the complementary FETs is always in the non-conducting mode, so there is only a flow of current during the transition between states, which ...
