Tagged Questions
2
votes
1answer
490 views
FSL Bus Problem in Xilinx FPGA Data Return
I wrote a custom IP peripheral in Verilog and interfaced it to MicroBlaze, using a hardware co-processor option. I can see the peripheral connected on the System Design Diagram. Everything compiles ...
