Ive defined for my project a Single-Port ROM, using the Block Memory Generator of ISE tools. It appears as part of my project, but i'm having a error message implementing my top module. wich says: ...
I am looking for a implementation of ROM using VHDL code. I´m looking for a piece of code to make this easy example in order to make a generalization afterwards. I want to put in the ROM these ...