Tag Info

New answers tagged

2

1) If the cache is direct-mapped (i.e. 1 way) of 16 words, its size (excluding tags) is 16*4=64 bytes. Line length does not matter. 2) There is a mismatch between "A address bits" and "tag size in Bytes" Each tag contains : A validity bit The portion of addresses not indexed in the cache. Usually some history bits for the various cache replacement ...


1

Ken Shirrif has a number of blog entries which take apart microprocessors of the 80s in loving detail: http://www.righto.com/2013/09/the-z-80-has-4-bit-alu-heres-how-it.html http://www.righto.com/2013/01/a-small-part-of-6502-chip-explained.html http://www.righto.com/2014/09/why-z-80s-data-pins-are-scrambled.html (etc). The 6502 is a good subject for this ...


2

I'll make a brief attempt to explain the Datapath implementation, since it is a large topic. CONTROL WORD : Control Word is basically the input code ( You can say, The master code) which controls what operation the computer will perform. A General control word will consist of an opcode, specifying a particular operation, like add or shift, followed by a ...


0

If you have a single input signal which the MCU/CPU wants to route to differernt locations, as shown in "DEMUX" below, then the MCU forcing A/Bbar high will result in IN going to A, and by forcing A/Bbar low, IN will be sent to B. In the MUX, if A/Bbar is forced high, A will be sent to C, and if A/Bbar is forced low, B will be sent to C. So, you can see ...


1

What do you mean by saying "choose a path"? All a modern CPU is, is a fancy hardware interpreter. It starts like this: You issue a command in a high level language like: i = 5 + 6; This gets translated to machine instructions (and pseudo instructions), commonly known as assembly, by the compiler: mov ebx, 5 mov eax, 6 add eax, ebx This gets ...



Top 50 recent answers are included