# Tag Info

0

Low voltage differential signaling (LVDS) is one method by which the clock signals are passed from Circuit->DataBus->CPU.The timing diagram of these pulse trains explains the operations done by the cpu as fetch ,decode execute ..etc.The CPU is a bunch of MOS Devices and the MOS capacitance makes the clock waveforms passing through not so straight forward as ...

3

Dynamic power in a digital circuit can be approximated by the equation $$P = N \cdot f \cdot C \cdot V^2$$ where V is the supply voltage, C is the capacitance of a logic gate, f is the clock frequency, and N is the average number of gates switching every cycle. So first, turn up the voltage and clock frequency -- especially the voltage! The gate ...

2

Generally performing the most complex operations possible - e.g. floating point, SIMD, etc. - will raise the temperature the most. The more logic in the CPU you can exercise at the same time, the hotter it will get. Simply running a while loop won't do much more than prevent the CPU from going to sleep.

4

You should check out the venerable cpuburn app http://patrickmylund.com/projects/cpuburn/ and a quick google also showed there is a CPUBurn-in app for windows and linux http://cpuburnin.com/ I know cpuburn had special switches to turn on platform specific instructions for getting the maximum heat out and since the source code is readily available under the ...

-1

How memory addressing and data transfer is performed between L1 and L2 cache if they have different Block size? The L1 cache indicates to the L2 cache what part of the block it wants. The L2 cache then transfers that part of the block. While it is not usual to have different blocks sizes in different cache levels, it is usually that the case that the ...

0

I'm pretty sure MarkU is right -- this is a 1 bit slice of a dual-port register file. As you may know, a general-purpose register file has many registers -- this one appears to have 16 registers -- and each register has many bits. The separate A and B data paths allow you to access 2 different registers at the same time, unlike standard RAM which requires ...

Top 50 recent answers are included