Tag Info

New answers tagged

9

Basically: Get the datasheet, look at the pin mapping. Design a board with DIMM slots. Instead of a BIOs, use the northbridge/southbridge's SPI flash port and program an SPI flash unit. This is far too broad of a question, and takes into account nothing of practical mobo design, such as how to route a fine-pitch BGA (if it isn't the CPU, it's the socket) ...


1

Depending on time-scales, you might want to consider RISC-V They claim it is "better" than OpenSPARC and OpenRISC They appear to have several efforts to make the design more widely available. It is derived from the same thread as produced MIPS architectures. They claim to have 'tidied up' several issues with older RISC designs. However, it does not look ...


1

Essentially, yes - these electrical pulses drive all the components in the CPU. These days, a crystal reference drives a PLL that can multiply the reference up. Thus you don't have a 3GHz crystal in your PC! This is the basis of "synchronous logic" - circuits which are synchronized by a clock signal. Ideally every transition in the circuit is simultaneous ...


1

You can run a simulator and run code benchmarks on the simulator. Or run code on an eval board with a comparable processor and do benchmarks there. I don't know what OpenCV and LADAR are, but I assume you're compiling the code yourself, so you should use the same compiler you'll be using for the target processor. Even if it appears to run, you really ...


2

Oftentimes performance is not limited by the pure processing speed of the CPU, but instead other bottlenecks in the system - RAM, Flash, Serial I/O, etc. This becomes more of an issue with more complicated peripherals. While you may be able to theoretically compute processor load, this is very, very difficult. The right way to do this is to use benchmarking. ...



Top 50 recent answers are included