Skip to main content
deleted 85 characters in body
Source Link
Kevin Vermeer
  • 20.2k
  • 9
  • 58
  • 102

I recently received an Atera DE2 board with a Cyclone II FPGA. I have been experimenting with the expansion headers and I am having trouble understanding why my daughter card is not receiving any power. My DMM is reading 3.3 volts (when I connect the first JP0 pin and ground pins with logic code below), however The, the voltage actually drops to something like .6V when it is connected. However, ifIf I connect the constant vccVCC 3.3 volt pin and gndGND it works with no problem. Is this clear? Sorry for my ignorance. Any ideas would be greatly appreciated.

The extremely basic code:

library ieee;
use ieee.std_logic_1164.all;

entity expansion is 
port(
a : in std_logic;
y : out std_logic
);
end entity expansion;

architecture when_else of expansion is 
begin
y <= a;
end architecture when_else;

--Pin Assignment 
  a = PIN_N25
  y = PIN_D25

I recently received an Atera DE2 board with a Cyclone II FPGA. I have been experimenting with the expansion headers and I am having trouble understanding why my daughter card is not receiving any power. My DMM is reading 3.3 volts (when I connect the first JP0 pin and ground pins with logic code below) however The voltage actually drops to something like .6V when it is connected. However, if I connect the constant vcc 3.3 volt pin and gnd it works with no problem. Is this clear? Sorry for my ignorance. Any ideas would be greatly appreciated.

The extremely basic code:

library ieee;
use ieee.std_logic_1164.all;

entity expansion is 
port(
a : in std_logic;
y : out std_logic
);
end entity expansion;

architecture when_else of expansion is 
begin
y <= a;
end architecture when_else;

--Pin Assignment 
  a = PIN_N25
  y = PIN_D25

I recently received an Atera DE2 board with a Cyclone II FPGA. I have been experimenting with the expansion headers and I am having trouble understanding why my daughter card is not receiving any power. My DMM is reading 3.3 volts (when I connect the first JP0 pin and ground pins with logic code below), however, the voltage actually drops to something like .6V when it is connected. If I connect the constant VCC 3.3 volt pin and GND it works with no problem.

The extremely basic code:

library ieee;
use ieee.std_logic_1164.all;

entity expansion is 
port(
a : in std_logic;
y : out std_logic
);
end entity expansion;

architecture when_else of expansion is 
begin
y <= a;
end architecture when_else;

--Pin Assignment 
  a = PIN_N25
  y = PIN_D25
Tweeted twitter.com/#!/StackElectronix/status/120574366344941568
Source Link
atomSmasher
  • 708
  • 1
  • 11
  • 23

DE2 Expansion Header Mystery

I recently received an Atera DE2 board with a Cyclone II FPGA. I have been experimenting with the expansion headers and I am having trouble understanding why my daughter card is not receiving any power. My DMM is reading 3.3 volts (when I connect the first JP0 pin and ground pins with logic code below) however The voltage actually drops to something like .6V when it is connected. However, if I connect the constant vcc 3.3 volt pin and gnd it works with no problem. Is this clear? Sorry for my ignorance. Any ideas would be greatly appreciated.

The extremely basic code:

library ieee;
use ieee.std_logic_1164.all;

entity expansion is 
port(
a : in std_logic;
y : out std_logic
);
end entity expansion;

architecture when_else of expansion is 
begin
y <= a;
end architecture when_else;

--Pin Assignment 
  a = PIN_N25
  y = PIN_D25