Timeline for Noisy output from opamp comparator
Current License: CC BY-SA 4.0
5 events
| when toggle format | what | by | license | comment | |
|---|---|---|---|---|---|
| Mar 25, 2020 at 8:58 | history | edited | Andy aka | CC BY-SA 4.0 |
added 11 characters in body
|
| Mar 25, 2020 at 8:10 | comment | added | Andy aka | I'd arrange U4C so that the hysteresis was not acting on the input signal but on the output of the peak detector. This inverts the output of course. | |
| Mar 25, 2020 at 0:36 | comment | added | user8908459 | I think I understand. I could possible solve this by adding an opamp buffer just to the right of C9? Is there another good way to isolate those two sections of the circuit? | |
| Mar 24, 2020 at 23:55 | history | edited | Andy aka | CC BY-SA 4.0 |
added 1 character in body
|
| Mar 24, 2020 at 23:49 | history | answered | Andy aka | CC BY-SA 4.0 |