Timeline for SDC (Synopsys Design Constraints) Timing Exception for Latch Before Launch - FPGA
Current License: CC BY-SA 4.0
10 events
| when toggle format | what | by | license | comment | |
|---|---|---|---|---|---|
| Mar 16, 2021 at 0:00 | history | tweeted | twitter.com/StackElectronix/status/1371612235278204936 | ||
| Mar 13, 2021 at 3:49 | vote | accept | HypeInst | ||
| Mar 12, 2021 at 23:55 | answer | added | Mitu Raj | timeline score: 2 | |
| Mar 12, 2021 at 23:02 | history | edited | Mitu Raj |
edited tags
|
|
| S Mar 12, 2021 at 21:59 | history | mod moved comments to chat | |||
| S Mar 12, 2021 at 21:59 | comment | added | Voltage Spike♦ | Comments are not for extended discussion; this conversation has been moved to chat. | |
| Mar 12, 2021 at 18:44 | history | edited | HypeInst | CC BY-SA 4.0 |
added 313 characters in body
|
| Mar 12, 2021 at 18:19 | history | edited | HypeInst | CC BY-SA 4.0 |
Add images and corrected false assumption
|
| Mar 12, 2021 at 2:02 | history | edited | HypeInst | CC BY-SA 4.0 |
added 57 characters in body
|
| Mar 12, 2021 at 1:45 | history | asked | HypeInst | CC BY-SA 4.0 |