I wanted to use the Square-Root Operation of the FPU (6.1) in the Xilinx's Logic Core IP. I don't know what latency should I choose. Can someone help me with that?
By default it chooses the maximum possible latency. Why would anyone want to choose the maximum possible latency?
I will be using it on a Xilinx Virtex-6