Is the following 8085-based design I/O mapped or memory mapped?

Question

The above picture is an 8085-based system schematic used for undergrad courses at the laboratory. Now at first sight it seems that the 8085 in the circuit is isolated mapped IO since it uses the IO/M' signal, but when we are enabling IO/M' to write/read, the lines determining I/O ports are A11 and A12 (Where based on 8085 configurations we should only use AD0 to AD7 for determining I/O port). It is also not memory mapped because we are actively using the IO/M' signal.
My question is that is there something wrong with this circuit or if not how exactly is it operating and how can we write in the output ports?
Please consider that the synthesized circuit based on this schematic has been used in the laboratory. I am not completely sure if this exact design was used but it shouldn't differ that much.

Answer 1

It's I/O mapped. That's really the only thing it could be, with IO/M driving A2 of the decoder.

The piece of information you're missing is that

When 8085 executes IN or OUT instruction, it places device address (port number) on the demultiplexed low order address bus as well as the high order address bus.

from here.

So, this is a perfectly legitimate way to decode I/O addresses.