My question is about SDRAM timings for clock and DataBUS. Som designer advice that clock pin has to be the shortest one. Data Bus may be longer than these because of the some problems. But clock trace is important. When I looked at Propagation delay for transmission lines it says:
v = (3x(10^8)) / SQRT(Er)
and multiply x (length of transmission line) the exact time of the signal delay i think. (by formula)
So that confused me. if my clock signal 2 or 3 inches shorter than dataBUS from the formula it seems they wont be matched. I think some kind of signal on the receiver side will be like that :
Clk : __n
Data: ___n
Do you agree with me? How I can handle this problem (I am not sure if it is a problem)