3
\$\begingroup\$

I am designing a four layer PCB with a TI 32-bit ADC (ADS1263) and an ESP32-S3-MINI-1U-N8. The aim is to use this board to read the output of an OPA197, which act as a buffer to a sensing resistor as explained here. I plan to use the JLC04161H-3313 stackup from JLCPCB. The board has also an FPC connector on the bottom side of the PCB to expose GPIO pins of the ESP32-S3. On the bottom side of the PCB, underneath the USB-C connector, there is also a DT1042-04SO ESD protection. I have tried to place the analog part of the ADC as far away as possible from PSU and digital components. The board will be supplied by a 12V input and then there are two voltage regulators (3.3V and 5V) since the ADS1263 needs also a 5V supply at the AVDD pin. The schematic and layout of the ADC part is inspired from TI eval board. The pins in J2 component would normally be connected via jumpers. I placed this in order to be able to connect the ADC to an external MCU or other GPIO pins in case I need to debug or test. Jumpers J1 and J3 are used to enable/disable power supply to the ADS1263.

Any feedback and criticism is really well appreciated and I have some questions:

  1. Do you see anything wrong that I am doing in the schematic? Any tips for improvements?
  2. What do you think about the placement I did for the ESD protection? Do you have better suggestions?
  3. What do you think regarding the two LDOs (3.3V and 5V)? They are quite expensive but I have chosen them for their good PSRR.
  4. Is the ESP32-S3-MINI-1U-N8 a good MCU for this purpose? It doesn´t have PSRAM built-in. Would you recommend to add external PSRAM for this application?

I place below some screenshot of the schematic and of the PCB's 3D view. I can add more pictures if requested.

enter image description here enter image description here enter image description here enter image description here enter image description here enter image description here enter image description here enter image description here enter image description here

\$\endgroup\$
4
  • 1
    \$\begingroup\$ What’s on your inner layers? \$\endgroup\$
    – winny
    Commented Nov 30 at 17:36
  • 1
    \$\begingroup\$ I have routed all tracks on top and bottom layers. The two inner layers are just ground plane. \$\endgroup\$
    – spanito
    Commented Nov 30 at 19:28
  • 1
    \$\begingroup\$ What’s the purpose of JP2? \$\endgroup\$
    – winny
    Commented Dec 1 at 8:50
  • 1
    \$\begingroup\$ It´s a solder jumper that allows enabling/disabling pullup resistors at the SDA and SCL lines (I2C). \$\endgroup\$
    – spanito
    Commented Dec 1 at 9:20

0

Your Answer

By clicking “Post Your Answer”, you agree to our terms of service and acknowledge you have read our privacy policy.

Browse other questions tagged or ask your own question.