I am interested in knowing the deterministic and random jitter characteristics of PLLs internal to Stratix V FPGAs. I have looked through the Stratix V handbook but could not find numbers quantifying the jitter of their PLLs.
What are the jitter characteristics of PLLs in Stratix V FPGAs?