# Logic gates truth tables

I'm trying to make a logic circuit simulation in Python. Currently i'm implementing a full adder. What bothers me is logic gates truth tables. I found out a full adder logic circuit schema:

and comparing it with truth tables found on wikipedia article:

Your mistake comes in your logic circuit schema. You have written s instead of c and vice versa. It should be as shown below: