I have designed a circuit in System Generator. I want to put a FIFO at the output before out gateway as shown in the below picture
When I run it I face to the following error
I should connect the we and re pins to a clock, hence I set clock probe at their inputs. I do not know where is wrong. Can any one help me in driving these two input ports of FIFO?