# Is a D Type Edge triggered Master Slave flip flop considered a 1bit memory cell?

So in class we talked about how a D-type edge triggered flip flop is considered a 1bit memory cell. I think this is the same for a D-type latch.

My question is, since a D-type edge triggered master slave flip flop uses 2 D-latches, is it considered a 1bit memory cell or 2bits since it has 2 D-latches? And if it is, if I wanted to theoretically create a 1MB memory module entirely out of master slave flip flops, would I just take 1MB and divide by 2 bits(or however many bits the flip flop has)?

• And multiply by 8. Commented Sep 21, 2014 at 22:14

Yes, technically, a master-slave flip-flop counts as 2 bits of memory. However, because of the way they're connected, you can't really store (and then retrieve) two independent bits of information in them.

• I respectfully disagree. Although it contains two latches, functionally it is only usable as a one-bit memory cell. Commented Jul 21, 2017 at 6:31
• @EricSmith: Isn't that what I said? Commented Jul 22, 2017 at 1:05
• I disagree with "technically ... counts as 2 bits of memory". I have never seen a master-slave accounted for as 2 bits of memory. The fact that it contains two latches doesn't IMO make it 2 bits of memory in any sense, technical or otherwise. Commented Jul 22, 2017 at 1:06
• @EricSmith: Do you understand how a master-slave FF goes through four internal states in the course of its operation? The only way this can happen is if it has two binary state variables. So it does have two bits of memory, but you can't store two independent bits of information in them. That's what I meant by "technically". Commented Jul 22, 2017 at 2:29
• I understand the operation of master-slave flip-flops quite well. Having four internal states doesn't give it the property of storing two bits of memory in any useful sense. I can design a circuit with 137 internal states that serves as zero bits of memory. Commented Jul 22, 2017 at 3:23

A cascaded sequence of D-latches which uses N clock phases will require N latches for every N-1 bits. A flip flop uses two D-latches will thus need two latches to store one bit. On the other hand, a sequence of 20 D-latches which were triggered on four different phases in a suitably-rotating rotating pattern would be able to hold 16 bits. I haven't seen such a pattern used very often, but it could relatively easily yield a significant space savings.