2
\$\begingroup\$

I am new to digital logic and I am confused hot to construct CMOS equivalent for XNOR gate using AND, OR, and NOT gates.

I found XNOR circuit implemented with gates.

And what I did is I plugged CMOS circuits for inverter, AND and OR.

I doubt it is right thing to do.. but I have no idea how to do it other way. Need you help!

\$\endgroup\$
2
  • \$\begingroup\$ NAND and NOR are sort of the "most efficient" logic circuits. Use 4 transistors each. If you can revise your logic function to use only nand and nor, and use the minimum number, you will be on the right track. You may have to use some inverters, also. That is life. \$\endgroup\$
    – mkeith
    Nov 30 '14 at 7:21
  • 1
    \$\begingroup\$ look at this electronics.stackexchange.com/questions/53142/… \$\endgroup\$ Nov 30 '14 at 7:24
1
\$\begingroup\$

You're correct; that is not the right thing to do. The key is to take advantage of the ability to implement AND and OR via wiring. For example, here's a pull-down network that ORs together the results of two AND operations:

schematic

simulate this circuit – Schematic created using CircuitLab

Note that the OR doesn't require any extra transistors at all. ANDing together two ORs is similar. Using this method, you can implement ~(A~B + ~AB) using twelve transistors, including the inverters. There are more efficient ways that use transmission gates or dynamic logic, but I don't think you can go below twelve in traditional CMOS logic.

\$\endgroup\$
5
  • \$\begingroup\$ I'm pretty sure that circuit doesn't work properly. Won't it leave the output floating when it's supposed to be high? \$\endgroup\$
    – user39382
    Nov 30 '14 at 4:39
  • 1
    \$\begingroup\$ Yeah, that's why I said it's just the pull-down network. The pull-up network is complementary and can easily be derived from the PDN. I was trying to avoid giving too much information for what might be a homework problem. \$\endgroup\$
    – Adam Haun
    Nov 30 '14 at 4:50
  • \$\begingroup\$ I cannot understand it. I never did digital logic before.. :( Can you give more details? This is type of problem I cannot even find right datasource to look for...totally confused \$\endgroup\$
    – YohanRoth
    Nov 30 '14 at 5:02
  • \$\begingroup\$ What's your motivation for asking the question? Do you understand the basics of how CMOS inverters and NAND/NOR gates work? \$\endgroup\$
    – Adam Haun
    Nov 30 '14 at 23:37
  • \$\begingroup\$ If one doesn't mind loading the inputs, an NMOS xnor gate only requires two transistors and one passive pullup. Even adding inverters to buffer both inputs only increases the tally to four transistors and three pullups. I don't know if any practical NMOS devices used such a design; it's interesting that it really doesn't translate to CMOS very well. \$\endgroup\$
    – supercat
    Apr 30 '15 at 18:20

Your Answer

By clicking “Post Your Answer”, you agree to our terms of service, privacy policy and cookie policy

Not the answer you're looking for? Browse other questions tagged or ask your own question.