0
\$\begingroup\$

I'm trying to simulate (functional Test) a project that contains both my own codes and some instances of Altera Floating Point IP Core generated using MegaWizard on ModelSim.

All the instantiated IP blocks such as ALTFP_DIV, ALTFP_LOG, ALTFP_ADD_SUB are producing no outputs (result being "z"). The input signals for these blocks such as clock, clk_en and aclr are set properly.

I'm not sure if i'm missing any special steps here simulating the IP blocks.

My procedure in setting up this simulation is as the following:

  1. Turn on modelSim
  2. Create new project under a new arbitrary directory
  3. Add existing files from my own project that is written in Verilog (a bunch of .v files including the IP core instances)
  4. Compile on modelSim, all files get green checks (indicating fine)
  5. Start simulating by choosing the top level module -- loads and I can view the waveforms of some signals. My own code tend to have expected values but the connections to the output of these IP core modules give "z".

Final point: There are files associated with the creation of these IP core through megaWizard. names such as ADD_SUB_BB, ADD_SUB_INST. They core_name_bb.v files are green checked in compilation on modelSim while the core_name_INST.v files don't go through so I just excluded these files from the project tab listing on modelSim (not sure if that's the factor).

Any pointer would be much appreciated!

\$\endgroup\$
  • \$\begingroup\$ What warnings does your simulation tool give? \$\endgroup\$ – stanri Feb 25 '15 at 4:07
  • \$\begingroup\$ Hi, I have actually just figured out the problem. I wasn't including the right libraries (altera_mf and 220models) while simulating. And I even got stuck when I actually included the libraries but didn't "refresh" my work library, which is by the default name "work". Edit: quite new to modelSim, have learned the lesson :) thanks guys \$\endgroup\$ – user3466895 Feb 26 '15 at 5:13
1
\$\begingroup\$

Sounds like you are trying to stimulate black box modules, but the synthesizer cannot find the implementation. Are you sure you have included all of the IP core components?

\$\endgroup\$
  • \$\begingroup\$ I wasn't doing it right, I have commented my resolution to this at the comments below my question. Thank you. \$\endgroup\$ – user3466895 Feb 26 '15 at 5:15

Your Answer

By clicking “Post Your Answer”, you agree to our terms of service, privacy policy and cookie policy

Not the answer you're looking for? Browse other questions tagged or ask your own question.