I know that if I use
s1 |=> s2
the consequent sequence expression s2 will be evaluated on the next clock tick. However, if there is no clock(combinational circuit) how will the assertion be evaluated?Will the simulator wait for 1 time period and check s2 or is it something else?