I did verilog code of a circuit. It was simulating well and giving output correct after Simulation. Now i did synthesis, the RTL schematic after synthesis showing some green and red box. Is it indicating any kind of error? Please give any comment to clear this confusion. Thank you.

Asking about the red and green boxes which i highlight using white color lines.


There is no error.

Green Box: start of a wire.
Red Box: end of a wire.

I don't know why ISE's RTL viewer shows these boxes. Inputs and outputs are defined by the right and left side of sub-schematic...

  • 1
    \$\begingroup\$ I presume they are shown on the net you have selected really just to highlight connections - its far easier to spot a big box when zoomed out in a big schematic. \$\endgroup\$ – Tom Carpenter Jul 19 '15 at 12:39

Your Answer

By clicking “Post Your Answer”, you agree to our terms of service, privacy policy and cookie policy

Not the answer you're looking for? Browse other questions tagged or ask your own question.