Floorplanning is the step, in which functional blocks are allocated on chip area and total chip area, pins location are finalized.
Now what is the difference in Floorplanning for FPGA, ASIC and Gate Arrays?
I believe, FPGA & Gate Array both do not require floorplanning.
Kindly comment on my view.