When a reverse bias voltage is applied between the gate and the source, depletion layer is formed between the p-type and n-type materials in the JFET. My question is why isn't it symmetrical? Why does it move more towards the drain than towards the source?
Also, my text book tells that this happens because there is more voltage drop near the drain than near the source. Please explain this statement also.