In my recent project, I need to design digital logic gates using TFET instead of CMOS logic. Can someone Suggest any simulator or procedure which support design using TFET logic?

  • 1
    \$\begingroup\$ You should probably read the TFET papers and/or ask in academic/research circles. Not many people here doing that. Probably this one in particular: dx.doi.org/10.1109/TCSII.2009.2035274 \$\endgroup\$ – Fizz Nov 2 '15 at 18:08
  • \$\begingroup\$ I apologize as I seem to be late and you are probably already past this, but I gave a suggestion answer for future people. \$\endgroup\$ – mcmiln Feb 1 '16 at 17:46

It would seem there is a simulator called NEMO5 I will also link in the paper which called this out... https://www.e3s-center.org/pubs/187/Huang_David.pdf


Your Answer

By clicking “Post Your Answer”, you agree to our terms of service, privacy policy and cookie policy

Not the answer you're looking for? Browse other questions tagged or ask your own question.