2
\$\begingroup\$

I'm working on a schematic for a Xilinx CPLD using ISE. The schematic has a triangle symbol labeled "BUF" before every output, and also between some other nets. I can't really tell why some connections have "BUF"s and some don't. I read the documentation (Page 72 of this pdf) and it just says "This element is not necessary and is removed by the partitioning software (MAP).". So if it isn't necessary what is the purpose of adding them to the schematic?

\$\endgroup\$

1 Answer 1

2
\$\begingroup\$

One purpose on the CPLD schematic is that it allows two nets with different names to be tied together.

\$\endgroup\$

Your Answer

By clicking “Post Your Answer”, you agree to our terms of service and acknowledge you have read our privacy policy.

Not the answer you're looking for? Browse other questions tagged or ask your own question.