This is the all question.

enter image description here

I thought that because Tcq>Th we will only count Tcq. If we need to know the minimum clock period, we should calculate the duration from the beginning to the output of DFF1. It makes TpdX+Tsu+Tcq+TpdA+TpdX+Tsu+Tcq = 51ns. Is that right?

I didn't get how the minimum clock period will occur when there are 2 flip flops. Because second flip flop depends on output of the first flip flop. Will we count Tcq twice?

  • \$\begingroup\$ Where does it say that the minimum clock period will occur with 2 flip-flops? Or is "This is the all question" wrong? \$\endgroup\$ Mar 9, 2016 at 20:03

1 Answer 1


No. Your reference points are the rising edges of the clock signal. Everything starts and ends there.

Therefore, to calculate the minimum clock period, you start with the Tcq of any FF, add all of the logic delays leading to the input of any other FF (including itself), and add Tsu last. Use the maximum values of each delay for this calculation. In this circuit, there are three separate paths you need to consider.

Then, you go back and add up the minimum delay values (sometimes called "contamination delay" in modern texts) to verify that Th is also met on every FF.


Your Answer

By clicking “Post Your Answer”, you agree to our terms of service, privacy policy and cookie policy

Not the answer you're looking for? Browse other questions tagged or ask your own question.