I'm writing VHDL code for a filter which I want to implement on a Spartan 6 FPGA. When I tried running a testbench for my code, one of the processes entered an infinite loop, so I added a wait statement before the "end process;" statement, but after some research I found that the wait statement is not synthesisable so it is good only for simulation purposes using testbenches. Can anyone suggest an alternative to the wait statement so that my code becomes synthesisable on an FPGA? Thanks in advance!
A clock and a counter.
Where you enter the wait state, you set the counter, then decrement it on every clock cycle, and when it reaches zero, you exit the wait state.