Electrical Engineering Stack Exchange is a question and answer site for electronics and electrical engineering professionals, students, and enthusiasts. It only takes a minute to sign up.
Sign up to join this community
I have a square wave (1st line), I want to skip every odd impulse, and output every even one without change, as shown in the second line.
Is this different from frequency division? What is the proper name for such circuit? Can it be done with double d-flops, like 4013?
user2943160's answer is essentially correct, but not perfect. As he states, there will be a glitch (runt pulse) produced when a pulse which will be swallowed comes along. In this case when the input goes high, the FF output persists high for the propagation delay of the FF, and this will produce a pulse. Likewise, the next pulse which comes along will be shortened by the FF propagation delay.
There are two ways to deal with this. Assuming the FF has a propagation delay of two inverters,
simulate this circuit – Schematic created using CircuitLab
will work, but it does have the possible drawback that it requires that the FF propagation delay be accurately known. If this is not the case, a more general approach is to operate the FF on the falling edge of the pulse.
This is a specific type of frequency division. It appears that the term Pulse-swallowing counter is already taken by a different and very specific counter.
Using a basic DFF with an AND gate (NOT is provided by the DFF's inverted output), you can achieve the desired result:
simulate this circuit – Schematic created using CircuitLab
However, there will be some propagation delay that may produce glitches due to the propagation delay through the flip-flop.
Follow-up: there doesn't seem to be a way to make an AND gate with the set/reset signals of the 4013. External logic will be required to have the half-frequency square wave retain the original pulse shape.
