I will connect an ADS4125 12-bit 125-MSPS ADC with 6-bit parallel DDR LVDS output, with an Altera MAX10 FPGA. The sampled data is over a duration of 100 us, and will be filtered in the FPGA. I will use the FPGA LVDS interface to convert the 6-bit DDR to 12-bit synchronous, store it in either a FIFO or a RAM, do signal processing on the data, save the result as a number of flags (not saving the post-DSP data), and output the unprocessed data along with the flags to a radio.
I am leaning towards using a 2-port ADC over a FIFO, because I will need the unprocessed data twice.
I wonder however, would there be advantages to using a FIFO?