Need some suggestions as to what techniques one could possibly adopt to reduce wafer thickness to 50 µm or less while fulfilling these 2 conditions :
- Surface roughmess, Ra < 3nm
- Total Thickness Variation < 3µm
Electrical Engineering Stack Exchange is a question and answer site for electronics and electrical engineering professionals, students, and enthusiasts. It only takes a minute to sign up.
Sign up to join this communityNeed some suggestions as to what techniques one could possibly adopt to reduce wafer thickness to 50 µm or less while fulfilling these 2 conditions :
May be you need to buy the right equipment ?
http://eesemi.com/backgrind.htm
http://www.syagrussystems.com/wafer-backgrinding