Recently I have found difficulties to control clearance between Polygon and Trace/track when pouring a layer on one of our PCB. I found out that clearance is much smaller than usual. I checked the electrical clearance design rules and all unactivated them to verify that this problem was not coming from design rules but still.
Any idea where those persisting settings may be set ?